32-Bit Proprietary Microcontroller

CMOS

FR60 MB91350A Series

MB91F355A/MB91355A/MB91354A/MB91V350A

■ DESCRIPTION

The FR families are lines of standard single-chip microcontrollers each based on a 32-bit high-performance RISC CPU, incorporating a variety of I/O resources and bus control features for embedded control applications which require high CPU performance for

This FR60 family is based on FR30 and FR40 families and enhanced is bus access. The FR60 family is a line of single-chip oriented microcontrollers incorporating a wealth of peripheral resources.

The FR60 family is optimized for embedded control applications requiring high processing power of the CPU, such as DVD player, navigation, high performance Fax machine, and printer controls.


■ FEATURES

1. FR CPU

- 32-bit RISC, load/store architecture with a five-stage pipeline
- Maximum operating frequency: 50 MHz (using the PLL at an oscillation frequency of 12.5 MHz)
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications: Memory-to-memory transfer, bit manipulation, barrel shift etc.
- Instructions adapted for high-level languages: Function entry/exit instructions, multiple-register load/store instructions

(Continued)

■ PACKAGE



I2C license

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.



- · Register interlock functions: Facilitating coding in assemblers
- On-chip multiplier supported at the instruction level.

Signed 32-bit multiplication: 5 cycles. Signed 16-bit multiplication: 3 cycles

- Interrupt (PC, PS save): 6 cycles, 16 priority levels
- · Harvard architecture allowing program access and data access to be executed simultaneously
- FR family instruction compatible

2. Bus Interface

- Maximum operating frequency: 25 MHz
- Capable of up to 24-bit address full output (16 MB of space)
- 8,16-bit data output
- Built-in pre-fetch buffer
- Non-used data and address pin are usable as general I/O port.
- Capable of chip-select signal output for completely independent four areas settable in 64 KB minimum
- Support for various memory interfaces:

SRAM, ROM/FLASH,

page mode FLASH ROM, page mode ROM

- Basic bus cycle: 2 cycles
- Programmable automatic wait cycle generator capable of inserting wait cycles for each area
- RDY input for external wait cycles
- Support for fly-by transfer for DMA, which enables wait control of independent I/O

3. Mounted Memory

Memory	MB91V350A	MB91F355A	MB91355A	MB91354A
ROM	No	512 KB	512 KB	384 KB
RAM (stack)	16 KB	16 KB	16 KB	8 KB
RAM (executable)	16 KB	8 KB	8 KB	8 KB

4. DMAC (DMA Controller)

- Capable of simultaneous operation of up to 5 channels (3 channels for external → external operation)
- Three transfer sources (external pin, internal peripheral, software) selectable by software. (Transfer can be started from UART0/1/2.)
- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes (demand transfer, burst transfer, step transfer, block transfer)
- Support for fly-by transfer (between external I/O and memory)
- Selectable transfer data size: 8, 16, or 32-bit
- Multi-byte transfer enabled (by software)
- DMAC descriptor in IO areas (200_H to 240_H, 1000_H to 1024_H)

5. Bit Search Module (for REALOS)

• Search for the position of the bit 1/0-changed first in 1 word from the MSB

6. Various Timers

• 4 channels of 16-bit reload timer (including 1 channel for REALOS):

Internal clock frequency selectable from among divisions by 2/8/32 (division by 64/128 selectable only for ch3)

• 16-bit free-running timer: 1 channel.

Output compare module: 8 channels. Input capture module: 4 channels

• 16-bit PPG timer 6 channels

7. UART

- UART Full duplex double buffer 5 channel
- Selectable parity On/Off
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable

(Continued)

- Internal timer for dedicated baud rate
- External clock can be used as transfer clock
- Assorted error detection functions (for parity, frame, and overrun errors)
- 115 Kbps support

8. SIO

- 3 channels for 8-bit data serial transfer
- · Shift clock selectable from among internal three and external one
- Shift direction selectable (transfer from LSB or MSB) selectable

9. Interrupt Controller

- Total of 17 external interrupt lines (1 nonmaskable interrupt pin and 16 normal interrupt pins available for Wake Up from STOP)
- interrupt from internal peripheral
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt

10. D/A Converter

• 8-bit resolution, 3 channels

11. A/D Converter

- 10-bit resolution. 12 channels
- Casting time for serial/parallel conversion: 1.48 μs
- Conversion mode (single conversion mode, continuous conversion mode)
- Activation source (software, external trigger, peripheral interrupt)

12. Other Interval Timer/Counter

- 8/16-bit up/down counter
- 16-bit PPG timer 5 channels
- Watch dog timer

13. I²C Bus Interface (400 Kbps supported)

- 1channel master/slave sending and receiving
- Arbitration and clock synchronization


14. I/O Port

- 3 V I/O ports (16 ports shared for external interrupts support 5 V input.)
- Max 126 ports

15. Other Features

- Internal oscillator circuit as clock source, allowing PLL multiplication to be selected
- Provided with INIT as a reset pin (The CPU operates without oscillation stabilization wait interval when the INIT pin is reset.)
- others, watch-dog timer reset, software reset enable
- Support for stop and sleep modes for low power consumption, capable of saving power during CPU operation at 32 kHz.
- Gear function
- Built-in time base timer
- Package: LQFP-176 (lead pitch: 0.50 mm)
- CMOS technology(0.35 μm)
- Power supply voltage: 3.3 V ± 0.3 V

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Description	
1 to 8	D16 to D23	С	External data bus bit 16 to bit 23. Enabled in external bus mode.	
1 10 6	P20 to P27	C	Available as a port in external bus 8-bit mode.	
9 to 16	D24 to D31	С	external data bus bit 24 to bit 31. Enabled in external bus mode.	
91010	P30 to P37		Usable as port at single chip mode.	
19 to 26	A00 to A07	С	Bits 0 to 7 of external address bus. Enabled in external bus mode.	
19 10 26	P40 to P47		Usable as port at single chip mode.	
27 to 34	A08 to A15	С	Bits 8 to 15 of external address bus. Enabled in external bus mode.	
27 10 34	P50 to P57	C	Usable as port at single chip mode.	
	A16 to A20		Bits 16 to 20 of external address bus. Enabled in external bus mode.	
37 to 41	P60 to P64	С	Available as a port either in single chip mode or with no external address bus in use.	
	A21 to A23		Bits 21 to 23 of external address bus. Enabled in external bus mode.	
42 to 44	P65 to P67	С	Available as a port either in single chip mode or with no external address bus in use.	
47 to 48	DA0, DA1		D/A converter output pin.	
49	DA2		D/A converter output pin.	
50 to 57	AN0 to AN7	G	Analog input pin.	
58 to 61	AN8 to AN11	G	Analog input pin.	
	TOT0 to TOT3		Reload timer output port. This function is enabled when timer output is enabled.	
67 to 70	PP0 to PP3	D	General purpose input/output port. This function is enabled when the timer output function is disabled.	
	OC0		Output compare pin.	
71	PO0	D	General purpose I/O. This function is available as a port when the output compare output is not in use.	
	OC1		Output compare pin.	
72	PO1 D		General purpose I/O. This function is available as a port when the output compare output is not in use.	
	OC2		Output compare pin.	
73	PO2	D	General purpose I/O. This function is available as a port when the output compare output is not in use.	
	OC3 to OC7		Output compare pin.	
74 to 78	IDU3 to DU2		General purpose I/O. This function is available as a port when the output compare output is not in use.	
	PPG0		PPG timer output pin.	
81	PN0	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	

Pin no.	Pin name	Circuit type	Description	
	PPG1		PPG timer output pin.	
82	PN1	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	
	PPG2		PPG timer output pin.	
83	PN2	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	
	PPG3		PPG timer output pin.	
84	PN3	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	
	PPG4		PPG timer output pin.	
85	PN4	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	
	PPG5		PPG timer output pin.	
86	PN5	D	General purpose I/O. This function is available as a port when the PPG timer output is not in use.	
	SI6	D	Data input for serial I/O6. Since this input is used as required when serial I/O 6 is in input operation, the port output must remain off unless intentionally turned on.	
87	AIN0		8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
07	TRG0		External trigger input for PPG timer0. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
	PM0		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.	
	SO6		Data output for serial I/O 6. This function is enabled when the serial I/O6 data output is enabled.	
88	BIN0	D	8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
00	TRG1		External trigger input for PPG timer1. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
	PM1		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.	
	SCK6		Clock input/output for serial I/O 6. This function is enabled when serial I/O6 is using the external shift clock mode, or serial I/O5 clock output function is enabled.	
89	ZIN0	D	8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
09	TRG2		External trigger input for PPG timer2. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.	
	PM2		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.	

Pin no.	Pin name	Circuit type	Description
	SI7		Data input for serial I/O 7. Since this input is used as required when serial I/O 7 is in input operation, the port output must remain off unless intentionally turned on.
90	AIN1	D	8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	TRG3		External trigger input for PPG timer 3. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM3		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.
	SO7		Data output for serial I/O 7. This function is enabled when the serial I/O 7 data output is enabled.
91	BIN1	6	8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
91	TRG4	D	External trigger input for PPG timer 4. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM4		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.
	SCK7	. D	Clock input/output for serial I/O5. This function is enabled when serial I/O 7 is using the external shift clock mode, or serial I/O 5 clock output function is enabled.
00	ZIN1		8/16-bit up/down counter input. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
92	TRG5		External trigger input for PPG timer 5. Since this input is used as required when enabled, the port output must remain off unless intentionally turned on.
	PM5		General purpose I/O. This function is available a port when the serial I/O, 8/16-bit up/down counter, and PPG timer outputs are not in use.
94	SDA	F	Clock input/output pin for I ² C bus. This function is enabled when the I ² C system is enabled for operation in standard mode. The port output must remain off unless intentionally turned on. (Open drain input)
	PL0		General purpose input/output port. This function is available as a port when the I ² C system is disabled for operation. (Open drain input)
95	SCL	F	Clock input/output pin for I ² C bus. This function is enabled when the I ² C system is enabled for operation in standard mode. The port output must remain off unless intentionally turned on. (Open drain input)
	PL1		General purpose input/output port. This function is available as a port when the I ² C system is disabled for operation. (Open drain input)
98 to 103	INT0 to INT5	E	External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.
	PK0 to PK5		General purpose input/output port.

Pin no.	Pin name	Circuit type	Description	
104	INT6		External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.	
	FRCK	E	External clock input pin for freerun timer. Since this input is used as required when selected as the external clock input for the free running timer, the port output must remain off unless intentionally turned on.	
	PK6		General purpose input/output port.	
	INT7		External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.	
105	ĀTG	E	External trigger input for A/D converter. Since this input is used as required when selected as an A/D activation source, the port output must remain off unless intentionally turned on.	
	PK7		General purpose input/output port.	
106 to 113	INT8 to INT15	E	External interrupt input. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless intentionally turned on.	
	PJ0 to PJ7		General purpose input/output port.	
116	SI0	D	UART0 data input. Since this input is used as required when UART0 is in input operation, the port output must remain off unless intentionally turned on.	
	PI0		General purpose input/output port.	
117	S00	D	UART0 data output. This function is enabled when the UART0 data output is enabled.	
117	PI1		General purpose input/output port. This function is enabled when the data output function of UART0 is disabled.	
118	SCK0	D	UART0 clock input/output pin. This function is enabled either when clock output enabled or when UART0 inputs the external clock signal.	
110	Pl2		General purpose input/output port. This function is enabled when UART0 is not using the external clock signal with the UART0 clock output function disabled.	
119	SI1	D	UART1 data input. Since this input is used as required when UART1 is in input operation, the port output must remain off unless intentionally turned on.	
	PI3		General purpose input/output port.	
120	SO1	D	UART1 data outpu. This function is enabled when the UART1 data output is enabled.	
120	PI4		General purpose input/output port. This function is enabled when the data output function of UART1 is disabled.	
101	SCK1	D	UART1 clock input/output pin. This function is enabled either when clock output enabled or when UART1 inputs the external clock signal.	
121	PI5		General purpose input/output port. This function is enabled when UART1 is not using the external clock signal with the UART1 clock output function disabled.	

Pin no.	Pin name	Circuit type	Description	
122	SI2	D	UART2 data input. Since this input is used as required when UART2 is in input operation, the port output must remain off unless intentionally turned on.	
	PH0		General purpose input/output port.	
123	SO2		UART2 data outpu. This function is enabled when the UART2 data output is enabled.	
123	PH1	D	General purpose input/output port. This function is enabled when the data output function of UART2 is disabled.	
124	SCK2	D	UART2 clock input/output pin. This function is enabled either when the UART2 clock output is enabled or when UART2 inputs the external clock signal.	
124	PH2		General purpose input/output port. This function is enabled when UART2 is not using the external clock signal with the UART2 clock output function disabled.	
125	SI3	D	UART3 data input. Since this input is used as required when UART3 is in input operation, the port output must remain off unless intentionally turned on.	
	PH3		General purpose input/output port.	
126	SO3	_	UART3 data outpu. This function is enabled when the UART3 data output is enabled.	
120	126 PH4	D	General purpose input/output port. This function is enabled when the data output function of UART3 is disabled.	
127	SCK3		UART0 clock input/output pin. This function is enabled either when the UART3 clock output is enabled or when UART3 inputs the external clock signal.	
127	PH5	D	General purpose input/output port. This function is enabled when UART3 is not using the external clock signal with the UART3 clock output function disabled.	
128	SI4	D	UART4 data input. Since this input is used as required when UART4 is in input operation, the port output must remain off unless intentionally turned on.	
	PG0		General purpose input/output port.	
129	SO4	D	UART4 data output. This function is enabled when the UART4 data output is enabled.	
129	PG1		General purpose input/output port. This function is enabled when the data output function of UART4 is disabled.	
120	SCK4	_	UART4 clock input/output pin. This function is enabled either when the UART4 clock output is enabled or when UART4 inputs the external clock signal.	
130	PG2	D	General purpose input/output port. This function is enabled when UART4 is not using the external clock signal with the UART4 clock output function disabled.	
131	SI5	D	Data input for serial I/O5. Since this input is used as required when serial I/O5 is in input operation, the port output must remain off unless intentionally turned on.	
	PG3		General purpose input/output port.	
122	SO5	D	Data output for serial I/O5. This function is enabled when the serial I/O5 data output is enabled.	
132	PG4	PG4	D	General purpose input/output port. This function is enabled when the I/O5 data output function is disabled.

Pin no.	Pin name	Circuit type	Description	
133	SCK5		Clock innput/output for serial I/O5. This function is enabled when serial I/O5 is using the external shift clock mode, or serial I/O5 clock output function is enabled.	
155	PG5	D	General purpose input/output port. This function is enabled when serial I/O5 is not using the external shift clock mode with the serial I/O5 clock output function disabled.	
134	NMI	Н	NMI (Non Maskable Interrupt) input	
135	X1A	В	Output clock cycle time. Sub clock	
137	X0A	В	Input clock cycle time. Sub clock	
138 to 140	MD2 to MD0	H, J	2 to 0Mode Pins. The levels applied to these pins set the basic operating mode. Connect VCC or VSS. Input circuit configuration: The production model (masked-ROM model) is type "H". The FLASH ROM model is type "J".	
141	X0	А	Input clock cycle time. Main clock	
143	X1	Α	Output clock cycle time. Main clock	
144	ĪNIT	I	External reset input	
147	DREQ2	С	External input for DMA transfer requests. Since this input is used as required when selected as a DMA start source, the port output must remain off unless intentionally turned on.	
	PC0		General purpose input/output port.	
148	DACK2	С	External acknowledge output for DMA transfer requests. This function is enabled when the transfer request acceptance output for DMA is enabled.	
140	PC1		General purpose input/output port. This function is enabled when the transfer request acceptance output for DMA is enabled.	
	DEOP2		Completion output for DMA external transfer. This function is enabled when the external transfer end output for DMA is enabled.	
149	DSTP2	С	Stop input for DMA external transfer. This function is enabled when the external transfer stop input for DMA is enabled.	
	PC2		General purpose input/output port. This function is enabled when the external transfer end output and external transfer stop input for DMA are disabled.	
150	DREQ0	С	External input for DMA transfer requests. Since this input is used as required when selected as a DMA start source, the port output must remain off unless intentionally turned on.	
	PB0		General purpose input/output port.	
151	DACK0	С	External acknowledge output for DMA transfer requests. This function is enabled when the transfer request acceptance output for DMA is enabled.	
151			General purpose input/output port. This function is enabled when the transfer request acceptance output for DMA is disabled.	

Pin no.	Pin name	Circuit type	Description	
	DEOP0		Completion output for DMA external transfer. This function is enabled when the external transfer end output for DMA is enabled.	
152	DSTP0	С	Stop input for DMA external transfer. This function is enabled when the external transfer stop input for DMA is enabled.	
	PB2		General purpose input/output port. This function is enabled when the external transfer end output and external transfer stop input for DMA are disabled.	
153	DREQ1	С	External input for DMA transfer requests. Since this input is used as required when selected as a DMA start source, the port output must remain off unless intentionally turned on.	
	PB3		General purpose input/output port.	
154	DACK1		External acknowledge output for DMA transfer requests. This function is enabled when the transfer request acceptance output for DMA is enabled.	
154	PB4	С	General purpose input/output port. This function is enabled when the external transfer request acceptance output for DMA is disabled.	
	DEOP1	С	Completion output for DMA external transfer. This function is enabled when the external transfer end output for DMA is enabled.	
155 DS	DSTP1		Stop input for DMA external transfer. This function is enabled when the external transfer stop input for DMA is enabled.	
	PB5		General purpose input/output port. This function is enabled when the external transfer end output and external transfer stop input for DMA are disabled.	
156	IOWR	С	Write strobe output for DMA fly-by transfer. This function is enabled when the DMA fly-by transfer write strobe output is enabled.	
156	PB6		General purpose input/output port. This function is enabled when the DMA fly-by transfer write strobe output is disabled.	
157	ĪORD	С	Read storobe output for DMA fly-by transfer. This function is enabled when the DMA fly-by transfer read strobe output is enabled.	
157	PB7		General purpose input/output port. This function is enabled when the DMA fly-by transfer read strobe output is disabled.	
150	CS0	С	Chip select 0 output. Enable at external bus mode	
158	PA0		General purpose input/output port. This is enabled at single chip mode.	
159	CS1	С	Chip select 1 output. This function is enabled when the chip select 1 output is enabled.	
เอษ	PA1		General purpose input/output port. This function is enabled when the chip select 1 output is disabled.	
160	CS2	C	Chip select 2 output. This function is enabled when the chip select 2 output is enabled.	
160	PA2		General purpose input/output port. This function is enabled when the chip select 2 output is disabled.	

Pin no.	Pin name	Circuit type	Description	
161	CS3	С	Chip select 3 output. This function is enabled when the chip select 3 output is enabled.	
101	PA3	O	General purpose input/output port. This function is enabled when the chip select 3 output is disabled.	
	RDY		External ready input. The pin has this function when external ready input is enabled.	
164	IN0	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.	
	P80		General purpose input/output port. This function is enabled when external ready signal input is disabled.	
	BGRNT		Acknowledge output for external bus release. Outputs "L" when the external bus is released. The pin has this function when output is enabled.	
165	IN1	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.	
	P81		General purpose input/output port. This function is enabled when external bus release acknowledge output is disabled.	
	BRQ	D	External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled.	
166	IN2		Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.	
	P82		General purpose input/output port. The pin has this function when the external bus release request input is disabled.	
167	RD	D	External bus read strobe output. It is available in the external bus mode.	
107	P83		General purpose input/output port. This is enabled at single chip mode.	
168	WR0	D	External bus write strobe output. It is available in the external bus mode.	
100	P84		General purpose input/output port. This is enabled at single chip mode.	
	WR1		External bus write strobe output. This function is enabled when $\overline{WR1}$ output is enabled in external bus mode.	
169	IN3	D	Input capture input pin. Since this input is used as required when selected as an input capture input, the port output must remain off unless intentionally turned on.	
	P85		General purpose input/output port. The pin has this function when the external bus write-enable output is disabled.	
170	SYSCLK	С	System clock output The pin has this function when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)	
	P90		General purpose input/output port. The pin has this function when system clock output is disabled.	
171	P91	С	General purpose input/output port.	

(Continued)

Pin no.	Pin name	Circuit type	Description	
172	MCLK	С	Memory clock output. This function is enabled when the memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep/stop mode.)	
	P92		General purpose input/output port. This function is enabled when the memory clock output is disabled.	
173	P93	С	General purpose input/output port.	
174	ĀS	С	Address strobe output. This function is enabled when address strobe output is enabled.	
174	P94		General purpose input/output port. This function is enabled when address load output is disabled.	


• Power supply and GND pins

Pin no.	Pin name	Description	
17, 35, 65, 79, 93, 96, 114, 136, 145, 162, 175	Vss	GND pins. Apply equal potential to all of the pins.	
18, 36, 66, 80, 97, 115, 142, 146, 163, 176	Vcc	3.3 V power supply pin. Apply equal potential to all of the pins.	
45	DAvs	GND pin for D/A converter	
46	DAvc	Power supply pin for D/A converter	
62	AVcc	Analog power supply pin for A/D converter	
63	AVRH	Reference power supply pin for A/D converter	
64	AVss/AVRL	Analog GND pin for A/D converter	

■ I/O CIRCUIT TYPE

Туре	Circuit type	Remarks
А	Standby control	Oscillation feedback resistance: approx. 1 MΩ
В	X1A X0A Standby control	Oscillation feedback resistance for low speed (subclock oscillation): approx. 7 MΩ
С	Pull-up control Digital output Digital output Digital input Standby control	CMOS level output CMOS level input With standby control With Pull-up control Pull-up resistance = approx. 50 kΩ (Typ) IoL = 8 mA
D	Pull-up control Digital output Digital output Digital input Standby control	 CMOS level output CMOS level hysteresis input With standby control With Pull-up control Pull-up resistance = approx. 50 kΩ (Typ)

Туре	Circuit type	Remarks
	Digital output	CMOS level output CMOS level hysteresis input
E	Digital output Digital input	With stand voltage of 5 V IoL = 4 mA
	Digital output	Nch open drain outputCMOS level hysteresis input
F	,,,	with standby control
	☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐	With stand voltage of 5 V
	Standby control	I _{OL} = 15 mA
G	Analog input	Analog input with switch
н	Digital input	CMOS level hysteresis input
I	Digital input	• CMOS level hysteresis input $ \mbox{with pull-up resistor} $



■ HANDLING DEVICES

Preventing Latchup

Latch-up may occur in a CMOS IC if a voltage greater than VCC or less than VSS is applied to an input or output pin or if an above-rating voltage is applied between VCC and VSS. A latchup,if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

• Treatment of Unused Input Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

· About power supply pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} near this device.

· About Crystal oscillator circuit


Noise near the X0, X1, X0A and X1A pins may cause the device to malfunction. Design the circuit board so that X0, X1, X0A, X1A, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0, X1, X0A and X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

• Notes on Using External Clock

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode(oscillator stop mode) must not be used. (This is because the X1 pin stops at High level output in STOP mode.)

Using an external clock (normal)




Clock control block

Take the oscillation stabilization wait time during Low level input to the INIT pin.

· Notes on not using the sub clock

When no oscillator is connected to the X0A and X1A pins, pull down the X0A pin and open the X1A pin.



• Treatment of NC and OPEN pins

Pins marked as NC and OPEN must be left open-circuit.

• Mode pins (MD0 to MD2)

These pins should be connected directly to Vcc or Vss.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and Vcc or Vss is as short as possible and the connection impedance is low.

Operation at start-up

The INIT pin must be at Low level when the power supply is turned on.

Immediately after the power supply is turned on, hold the Low level input to the $\overline{\text{INIT}}$ pin for the settling time required for the oscillator circuit to take the oscillation stabilization wait time for the oscillator circuit. (For INIT via the $\overline{\text{INIT}}$ pin, the oscillation stabilization wait time setting is initialized to the minimum value.)

About oscillation input at power on

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL's internal self-oscillating oscillator circuit. Performance of this operation, however, cannot be guaranteed.

· External bus setting

This model guarantees an external bus frequency of 25 MHz.

Setting the base clock frequency to 50 MHz with DIVR1 (external bus base clock division setting register) initialized sets the external bus frequency also to 50 MHz. Before changing the base clock frequency, set the external bus frequency not exceeding 25 MHz.

MCLK and SYSCLK

MCLK and SYSCLK has a difference that MCLK stops in SLEEP/STOP mode but SYSCLK stops only in STOP mode. Use either depending on each application.

Upon initialization, MCLK becomes invalid (PORT) and SYSCLK becomes valid. To use MCLK, set the port function register (PFR) to select the use of that clock.

• Pull-up control

Connecting a pull-up resistor to the pin serving as an external bus pin cannot a guarantee the "**ELECTRICAL** CHARACTERISTICS 4. AC Characteristics (4) Normal Bus Access Read/Write Operation, (5) Multiplex Bus Access Read/Write operation and (7) Hold Timing".

Even the port for which a pull-up resistor has been set is invalid in stop mode with HIZ = 1 or in hardware standby mode.

Sub clock select

Immediately after switching from main clock mode to subclock mode for the clock source, insert at least one NOP instruction.

```
(ldi #0x0b, r0)

(ldi #_CLKR, r12)

stb r0, @r12  // sub-clock mode

nop  // Must insert NOP instruction
```

• Bit Search Module

The BSD0, BSD1, and BDSC registers are accessed only in words.

D-bus memory

Do not allocate the code area in memory on the D-bus because no instruction fetch takes place to the D-bus. Executing an instruction fetch to the D-bus area causes wrong data to be interpreted as code, possibly letting the device to run out of control.

• Low Power Consumption Mode

To enter the sleep or stop mode, be sure to read the standby control register (STCR) immediately after writing to it. Precisely, use the following sequence.

Set the I flag, ILM, and ICR to, after returning from standby mode, branch to the interrupt handler having caused the device to return.

```
(ldi
       #value_of_standby, r0)
(ldi
        #_STCR, r12)
stb
        r0. @r12
                        // set STOP/SLEEP bit
Idub
        @r12, r0
                        // Must read STCR
                        // after reading, go into standby
        @r12, r0
ldub
                        mode
                        // Must insert NOP *5
nop
nop
nop
nop
nop
```

• Switch shared port function

To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR). Note, however, that bus pins are switched depending on external bus settings.

Pre-fetch

When accessing a prefetch-enabled little endian area, be sure to use word access (in 32-bit, word length) only. Byte or halfword access results in wrong data read.

• I/O port access

Ports are accessed only in bytes.

• Built-in RAM

Immediately after a reset is canceled, the internal RAM allocation restricting function is still working, allowing only 4 KB to be used for data and for program execution irrespective of the on-chip RAM capacity.

FLASH MEMORY

In programming mode, flash memory cannot be used as an interrupt vector table. A reset is possible.

• Notes on the PS register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- 1. The following operations are performed when the instruction followed by a DIVOU/DIVOS instruction results in: (a) acceptance of a user interrupt or NMI, (b) single-stepping, or (c) a break at a data event or emulator menu.
 - The D0 and D1 flags are updated in advance.
 - An EIT handling routine (user interrupt, NMI, or emulator) is executed.
 - Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as in (1).
- 2. The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed.
 - The PS register is updated in advance.
 - An EIT handling routine (user interrupt, NMI, or emulator) is executed.
 - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1).

[Note on debugger]

· Step execution of RETI command

If an interrupt occurs frequently during single-stepping, the corresponding interrupt handling routine is executed repeatedly. This will prevent the main routine and low-interrupt-level programs from being executed. (Whenever RETI is single-stepped when interrupts by the timebase timer have been enabled, for example, the timebase timer routine causes a break at the beginning.)

Disable the corresponding interrupt when the corresponding interrupt handling routine no longer needs debugging.

Break function

If the address at which to cause a hardware break (including a event break) is set to the address currently contained in the system stack pointer or in the area containing the stack pointer, the user program causes a break after execution of one instruction.

To prevent this, do not set (word) access to the area containing the address in the system stack pointer as the target of a hardware break (including an event break).

• Internal ROM area

Do not set an area of internal ROM as a DMAC transfer destination.

• Simultaneous occurrences of a software break (INTE instruction) and a user interrupt/NMI

When an INTE instruction and a user interrupt/NMI are accepted simultaneously, the emulator debugger reacts as follows.

The emulator debugger stops while indicating a location in the user program, which is not a user-specified breakpoint. (It stops with the beginning of the user interrupt/NMI handling routine indicated.)


The user program cannot be re-executed correctly.

To prevent this problem, follow the instructions below.

When a software break and a user interrupt/NMI occur simultaneously, the emulator debugger may react as follows.

- The debugger stops pointing to a location other than the programmed breakpoints.
- The halted program is not re-executed correctly.
 If this symptom occurs, use a hardware break in place of a hardware break. When using a monitor debugger, do not set a break at the relevant location.
- A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data event break to access to the area containing the address of a system stack pointer.

■ BLOCK DIAGRAM



■ CPU AND CONTROL UNIT

Internal architecture

The FR family CPU is a high performance core based on a RISC architecture while incorporating advanced instructions for embedded controller applications.


1. Features

- RISC architecture employed. Basic instructions: Executed at 1 instruction per cycle
- General-purpose registers: 32-bit × 16 registers
- 4GB linear memory space
- Multiplier integrated.
 - 32-bit x 32-bit multiplication: 5 cycles.
 - 16-bit x 16-bit multiplication: 3 cycles
- Enhanced interrupt servicing.
 - Fast response speed (6 cycles).
 - Multiple interrupts supported.
 - Level masking (16 levels)
- Enhanced I/O manipulation instructions.
 - Memory-to-memory transfer instructions, Bit manipulation instructions
- High code efficiency. Basic instruction word length: 16-bit
- Low-power consumption. Sleep mode and stop mode
- Gear function

2. Internal architecture

The FR-family CPU has a Harvard architecture in which the instruction and data buses are separated.

The 32-bit/16-bit bus converter is connected to a 32-bit bus (F-bus), providing an interface between the CPU and peripheral resources. The Harvard-Princeton bus converter is connected to both of the I-bus and D-bus, providing an interface between the CPU and the bus controller.




3. Programming model

 Basic programming model 32-bit Initial Value: XXXX XXXXH R0 R1 **GENERAL** R12 ... PURPOSE **REGISTERS** R13 AC R14 FΡ XXXX XXXXH R15 SP 0000 0000н Program counter PC program status PS ILM SCR CCR Table base register TBR Return pointer RP System stack pointer SSP User stack pointer USP Multiplication and division MDH result register MDL

4. Register

General purpose registers



Registers R0 to R15 are general-purpose registers. The registers are used as the accumulator and memory access pointers for CPU operations.

Of these 16 registers, the registers listed below are intended for special applications, for which some instructions are enhanced.

R13: Virtual accumulator


R14 : frame pointer R15 : Stack pointer

The initial values of R0 to R14 after a reset are indeterminate. R15 is initialized to 0000 0000_H (SSP value).

• PS (Program Status)

This register holds the program status and is divided into the ILM, SCR, and CCR.

The undefined bits in the following illustration are all reserved bits. Reading these bits always returns "0". Writing to them has no effect.



• CCR (Condition Code Register)



S: Stack flag. Cleared to "0" by a reset.

I : Interrupt enable flag. Cleared to "0" by a reset.


N : Negative flag. The initial value after a reset is indeterminate.

Z : Zero flag. The initial value after a reset is indeterminate.

V : Overflow flag. The initial value after a reset is indeterminate.

C : Carry flag. The initial value after a reset is indeterminate.

• SCR (System Condition code Register)



Flag for step dividing


Stores intermediate data for stepwise multiplication operations.

Step trace trap flag

A flag specifying whether the step trace trap function is enabled or not.


Emulator use step trace trap function. The function cannot be used by the user program when using the emulator.

• ILM



This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Initialized to "15" (01111_B) by a reset.

• PC (Program Counter)



The program counter contains the address of the instruction currently being executed.

The initial value after a reset is indeterminate.

TDD /Toble Doce Decistor)			
• TBR (Table Base Register)			
	31	0	Initial Value:
TBR			000FFC00н
	TBR		
The table base register of the initial value after a r		he vector table	e used for servicing EIT events.
RP (Return Pointer)			
	31	0	Initial Value:
RP			XXXXXXXH
	RP		
SSP (System Stack Pointer)			
	31	0	Initial Value:
SSP			0000000н
	SSP		
The SSP can be explicit	the stack pointer that specific		e S flag is "0". r saving the PS and PC when an EIT even
USP (User Stack Pointer)			
	31	0	Initial Value:
USP			XXXXXXXH
	USP		

The USP is the user stack pointer and functions as R15 when the S flag is "1".

The SSP can be explicitly specified.

The initial value after a reset is indeterminate.

This pointer cannot be used by the RETI instruction.

Multiply & Divide registers		
	31 0	
MDH		
MDL		
Mu	Itiplication and division result register	

These registers hold the results of a multiplication or division. Each of them is 32-bit long. The initial value after a reset is indeterminate.

■ MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and a mode register (MODR) to set the operation mode.

1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

N	lode Pi	ns	Mode name	Reset vector	Remarks	
MD2	MD1	MD0		access area	Remarks	
0	0	0	Internal ROM mode vector	Internal		
0	0	1	External ROM mode vector	External	The bus width is specified by the mode register.	

Values other than those listed in the table are prohibited.

2. Mode Register (MODR)


The data written to the mode register at 000F FFF8H using mode vector fetch is called mode data.

After an operation mode has been set in the mode register (MODR), the device operates in the operation mode.

The mode register is set by any reset source. User programs cannot write data to the mode register.

Note: Conventionally the FR family has nothing at addresses (0000 07FFH) in the mode register.

<Register description>



[bit 7 to bit 3] Reserved bit

Be sure to set this bit to "00000". Operation is not guaranteed when any value other than "00000" is set.

[bit 2] ROMA (internal ROM enable bit)

The ROMA bit is used to set whether to enable the internal F-bus RAM and F-bus ROM areas.

ROMA	function	Remarks
0	LEXIENDAL RUMA MODOE	Internal F-bus RAM is valid; the area (80000H to 100000H) of internal ROM is used as an external area.
1	Internal ROM mode	Internal F-bus RAM and F-bus ROM become valid.

[bit 1, bit 0] WTH1, WTH0 (Bus width setting bits)

Used to set the bus width to be used in external bus mode.

When the operation mode is the external bus mode, this value is set in bits BW1 and BW0 in AMD0 (CS0 area).

WTH1	WTH0	function	Remarks	
0	0	8-bit bus width	External hus mode	
0	1	16-bit bus width	External bus mode	
1	0	— Setting disabled		
1	1	single chip mode	single chip mode	

■ MEMORY SPACE

1. Memory space

The FR family has 4 GB of logical address space (2³² addresses) available to the CPU by linear access.

• Direct Addressing Areas

The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the length of the data being accessed as shown below.

 \rightarrow byte data access : 000 $_{\rm H}$ to 0FF $_{\rm H}$ \rightarrow half word data access : 000 $_{\rm H}$ to 1FF $_{\rm H}$ \rightarrow word data access : 000 $_{\rm H}$ to 3FF $_{\rm H}$

2. Memory Map

Memory map of MB91F355A/MB91355A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000н -	1			Direct
0000 0400н	I/O	I/O	I/O	addressing area
0000 0400H -	I/O	I/O	I/O	Refer to 3. I/O Map
0001 0000н -	Access	Access	Access	
0003 Е000н	disallowed	disallowed	disallowed	
0003 E000H -	Built-in RAM8 KB	Built-in RAM8 KB	Built-in RAM 8 KB	
0004 0000н -	(Executable)	(Executable)	(Executable)	
0004 000011	Built-in RAM16 KB	Built-in RAM16 KB	Built-in RAM 16 KB (Stack)	
0004 4000н -	(Stack)	(Stack)		
		Access disallowed	Access disallowed	
0005 0000н -	Access disallowed	uisallowed		
	disallowed	External area		
0008 0000н -				
	Built-in RAM	Built-in RAM		
	512 KB	512 KB	External area	
0010 0000н -				
	Access	External area		
FFFF FFFF _H	disallowed			

- Each mode is set depending on the mode vector fetch after INIT is negated.
- The MB91V350A uses the area of 512 KB of internal ROM as emulation RAM in the MB91355A memory map. The internal RAM (Instruction) has been expanded from 8 KB to 16 KB.
- The available area of internal RAM is restricted immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least 1 NOP instruction.

Memory Map of MB91354A


	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000н	I/O	I/O	I/O	Direct addressing area
0000 0400н	I/O	I/O	I/O	Refer to 3. I/O Map
0001 0000н	Access disallowed	Access disallowed	Access disallowed	
0003 Е000н	Built-in RAM 8 KB (Executable)	Built-in RAM 8 KB (Executable)	Built-in RAM 8 KB (Executable)	
0004 0000н	Built-in RAM 8 KB (Stack)	Built-in RAM 8 KB (Stack)	Built-in RAM 8 KB (Stack)	
0004 2000н	Access	Access disallowed	Access disallowed	
0005 0000н	disallowed	External area		
000А 0000н	Built-in ROM 384 KB	Built-in ROM 384 KB	External area	
0010 0000н	Access disallowed	External area		
FFFF FFFF _H				

- \bullet Each mode is set depending on the mode vector fetch after $\overline{\text{INIT}}$ is negated.
- The available area of internal RAM is restricted immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least 1 NOP instruction.

3. I/O Map

This shows the location of the various peripheral resource registers in the memory space.

(How to read the table)



Note: Initial values of register bits are represented as follows:

"1" : Initial value is "1".
"0" : Initial Value: "0".
"X" : Initial value is "X".

"-" : No physical register at this location

A ddrago	Register					
Address	+ 0	+ 1	+ 2	+ 3	diagram	
000000н	_	_	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX		
000004н	PDR4 [R/W] B XXXXXXXX	PDR5 [R/W] B XXXXXXXX	PDR6 [R/W] B XXXXXXXX	_	T-unit Port Data Register	
000008н	PDR8 [R/W] B XXXXXX	PDR9 [R/W] B XXXXX	PDRA [R/W] B XXXX	PDRB [R/W] B XXXXXXXX		
00000Сн	PDRC [R/W] B					
000010н	PDRG[R/W] B XXXXXX	PDRH [R/W] B XXXXXX	PDRI [R/W] B XXXXXX	PDRJ [R/W] B XXXXXXXX		
000014н	PDRK [R/W] B XXXXXXXX	PDRL [R/W] B XX	PDRM [R/W] B XXXXXX	PDRN [R/W] B XXXXXX	R-bus Port Data	
000018н	PDRO [R/W] B XXXXXXXX	PDRP [R/W] B XXXX	_	_	Register	
00001Сн	_					
000020н			_	_	Reserved	
000024н	SMCS5 [R 00000010	-	SES5 [R/W] B*3	SDR5 [R/W] B*3 XXXXXXXX	SIO 5*3	

A ddrooo		Block			
Address	+ 0	+1	+ 2	+ 3	diagram
000028н	SMCS6 [I 00000010		SES6 [R/W] B 00	SDR6 [R/W] B XXXXXXXX	SIO 6
00002Сн	SMCS7 [I 00000010	R/W] B, H 00	SES7 [R/W] B 00	SDR7 [R/W] B XXXXXXXX	SIO 7
000030н	_	_	CDCR5 [R/W] B 01111	*1	SIO Prescaler 5
000034н	CDCR6 [R/W] B 0 1111	*1	CDCR7 [R/W] B 0 1111	*1	SIO Prescaler 6, 7
000038н	_	SRCL5 [W] B	SRCL6 [W] B	SRCL7 [W] B	SIO5 to SIO7
00003Сн	_	_	_	_	Reserved
000040н	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000		W] B, H, W 0000	Ext int (INT0 to INT7)
000044н	DICR [R/W] B, H, W	HRCL [R/W] B, H, W 0 11111	_	_	DLYI/I-unit
000048н	TMRLR XXXXXXXX	[W] H, W XXXXXXX		R] H, W XXXXXXXX	Reload Timer 0
00004Сн	_		TMCSR [R/W] B, H, W 0000 00000000		Troiced Timer o
000050н	TMRLR XXXXXXXX	[W] H, W XXXXXXXX	TMR [R] H, W XXXXXXXX XXXXXXX		Reload Timer 1
000054н		_	TMCSR [R/W] B, H, W 0000 00000000		
000058н	TMRLR XXXXXXXX	[W] H, W XXXXXXXX	TMR [R] H, W XXXXXXXX XXXXXXX		Reload Timer 2
00005Сн	_	_	TMCSR [R/W] B, H, W 0000 00000000		Treload Timer 2
000060н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W 00 0	UART0
000064н	UTIM [R] H (l 00000000		DRCL [W] B	UTIMC [R/W] B 0 00001	U-Timer/ UART 0
000068н	SSP IDAMI B H W SIDR/SODR [R/W]		SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W 00 0	UART1
00006Сн	UTIM [R] H (UTIMR [W] H) 00000000 00000000		DRCL [W] B	UTIMC [R/W] B 0 00001	U-Timer/ UART 1
000070н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W 00 0	UART2
000074н	UTIM [R] H (l 00000000	JTIMR [W] H) 00000000	DRCL [W] B	UTIMC [R/W] B 0 00001	U-Timer/ UART 2

Address		Regi	ister		Block	
Address	+ 0	+1	+ 2	+ 3	diagram	
000078н	ADCS2 [R/W]B, H, W X000XX00	ADCS1 [R/W]B, H, W 000X0000	ADCT [R XXXXXXXX_	/W] H, W _XXXXXXXX	A/D	
00007Сн	ADTH0 [R] B, H, W XXXXXXXX	ADTL0 [R] B, H, W 000000XX	ADTH1 [R] B, H, W XXXXXXXX	ADTL1 [R] B, H, W 000000XX	converter: Successive approxima-	
000080н	ADTH2 [R] B, H, W XXXXXXXX	ADTL2 [R] B, H, W 000000XX	ADTH3 [R] B, H, W XXXXXXXX	ADTL3 [R] B, H, W 000000XX	tion	
000084н		DACR2 [R/W] B, H, W	DACR1 [R/W] B, H, W	DACR0 [R/W] B, H, W	D/A	
000088н		DADR2 [R/W] B, H, W XXXXXXXX	DADR1 [R/W] B, H, W XXXXXXXX	DADR0 [R/W] B, H, W XXXXXXXX	Converter	
00008Сн	_	_	_		Reserved	
000090н	_	_	_	*1	Reserved	
000094н	IBCR [R/W] B, H, W 00000000	IBSR [R] B, H, W 00000000	-	V] B, H, W 00000000		
000098н	ITMK [R/V 00 11		ISMK [R/W] B, H, W 01111111	ISBA [R/W] B, H, W - 0000000	I ² C interface	
00009Сн	_	IDAR [R/W] B, H, W 00000000	ICCR [R/W] B, H, W 0 - 011111	IDBL [R/W] B, H, W		
0000А0н	_	*1	_	*1	Reserved	
0000А4н	_	*1	*1	*1	Keserveu	
0000А8н	TMRLR XXXXXXXX		TMR [F XXXXXXXX	R] H, W XXXXXXXX	Reload	
0000АСн	_	_	TMCSR [R/ 0000	/W] B, H, W 00000000	Timer 3	
0000В0н	RCR1 [W] B, H, W 00000000	RCR0 [W] B, H, W 00000000	UDCR1 [R] B, H, W 00000000	UDCR0 [R] B, H, W 00000000	8/16-bit	
0000В4н	CCRH0 [R/W] B, H, W 00001000	CCRL0 [R/W] B, H, W 00001000	_	CSR0 [R/W] B, H, W 00000000	Up/Down Counter	
0000В8н	CCRH1 [R/W] B, H, W 00001000	CCRL1 [R/W] B, H, W 00001000	_	CSR1 [R/W] B, H, W 00000000	0, 1	
0000ВСн			_	_	Reserved	
0000С0н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W 00 0	UART3	
0000С4н	UTIM [R] H (U 00000000		_	UTIMC [R/W] B 0 00001	U-Timer/ UART 3	
0000С8н	SSR [R/W] B, H, W 00001000	SIDR/SODR [R/W] B, H, W XXXXXXXX	SCR [R/W] B, H, W 00000100	SMR [R/W] B, H, W 00 0	UART4	

Address		Register						
Address	+ 0	+ 1	+ 2	+ 3	diagram			
0000ССн	UTIM [R] H (L 00000000		_	UTIMC [R/W] B 0 00001	U-Timer/ UART 4			
0000D0н	EIRR1 [R/W] B, H, W 00000000	ENIR1 [R/W]B, H, W 00000000	ELVR1 [R/ 0000		Ext int (INT8-15)			
0000D4н	TCDT [R/ 00000000		_	TCCS [R/W] B, H, W 00000000				
0000D8н	IPCP1 [XXXXXXXX		IPCP0 [XXXXXXXX					
0000DСн	IPCP3 [XXXXXXXX		IPCP2 [XXXXXXXX		16-bit ICU			
0000ЕОн	_	ICS23 [R/W] B, H, W 00000000	_	ICS01 [R/W] B, H, W 00000000				
0000Е4н	OCCP1 [F XXXXXXXX	-	OCCP0 [F XXXXXXXX					
0000Е8н	OCCP3 [F XXXXXXXX	- ·	OCCP2 [F XXXXXXXX					
0000ЕСн	OCCP5 [F XXXXXXXX		OCCP4 [F XXXXXXXX		16-bit OCU			
0000F0н	OCCP7 [F XXXXXXXX		OCCP6 [F XXXXXXX		*3			
0000F4н	OCS23 [R/ 1110110 (OCS01 [R/ 1110110	W] B, H, W 00001100				
0000F8н	OCS67 [R/ 1110110 (OCS45 [R/ 1110110					
0000FСн	_	_	_	_	Reserved			
000100н to 000114н		_	_	_	Reserved			
000118н	GCN10 00110010_		_	GCN20 [R/W] B 00000000	PPG Control 0			
00011Сн	_	_	_	_	Reserved			
000120н	PTMR0 11111111_		PCSR0 XXXXXXXX	DDC0				
000124н	PDUT0 [XXXXXXXX_	-	PCNH0 [R/W] B, H, W PCNL0 [R/W] B, H, W 00000000 000000000		PPG0			
000128н	PTMR1 11111111_		PCSR1 XXXXXXXX	[W] H, W _XXXXXXXX	DDC4			
00012Сн	PDUT1 [XXXXXXXX_	-	PCNH1 [R/W] B, H, W 00000000	PCNL1 [R/W] B, H, W 00000000	PPG1			

Address —	Register						
Address	+ 0	+1	+ 2	+ 3	diagram		
000130н	PTMR2 11111111 ₋		PCSR2 [XXXXXXXX		PPG2		
000134н	PDUT2 XXXXXXXX	W] H, W _XXXXXXX	PCNH2 [R/W] B, H, W 00000000	PCNL2 [R/W] B, H, W 00000000	PPG2		
000138н	PTMR3 11111111		PCSR3 [XXXXXXXX		PPG3		
00013Сн	PDUT3 XXXXXXXX	W] H, W _XXXXXXXX	PCNH3 [R/W] B, H, W 00000000	PCNL3[R/W] B, H, W 00000000	PPGS		
000140н	PTMR4 11111111		PCSR4 [XXXXXXXX		PPG4		
000144н	PDUT4 XXXXXXXX	W] H, W _XXXXXXX	PCNH4 [R/W] B, H, W 00000000	PCNL4 [R/W] B, H, W 00000000	FF G 4		
000148н	PTMR5 11111111		PCSR5 [XXXXXXXX		PPG5		
00014Сн	PDUT5 XXXXXXXX	W] H, W _XXXXXXX	PCNH5 [R/W] B, H, W 00000000	PCNL5 [R/W] B, H, W 00000000	PPGS		
000150н to 0001FCн			_		Reserved		
000200н	(A0 [R/W] B, H, W* ² XXX XXXXXXX XXXXXX	ΚX			
000204н			B0 [R/W] B, H, W 000 XXXXXXXX XXXXXX	XX			
000208н	(A1 [R/W] B, H, W* ² XXX XXXXXXX XXXXXX	ΚX			
00020Сн			B1 [R/W] B, H, W 000 XXXXXXXX XXXXXX	ίΧ			
000210н	(A2 [R/W] B, H, W* ² XXX XXXXXXXX XXXXXX	ΚX			
000214н			B2 [R/W] B, H, W 000 XXXXXXXX XXXXXX	XX	DMAC		
000218н	(A3 [R/W] B, H, W*2 XXX XXXXXXXX XXXXXX	ΚX			
00021Сн			B3 [R/W] B, H, W 000 XXXXXXXX XXXXXX	XX			
000220н	(A4 [R/W] B, H, W*2 XXX XXXXXXXX XXXXXX	ΚX			
000224н			:B4 [R/W] B, H, W 000 XXXXXXXX XXXXXX	X			
000228н			_				

Address		Reg	ister		Block		
Audress	+ 0	+ 1	+ 2	+ 3	diagram		
00022Cн to 00023Cн		-	_		Reserved		
000240н	0X	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX					
000244н to 00027Сн	_						
000280н	FRLR [R/W] B, H, W	_	_	_	F-bus RAM capacity limit		
000284н to 00038Сн		_	_		Reserved		
000390н	DRLR [R/W] B, H, W	_	_	_	D-bus RAM capacity limit		
000394н to 0003EСн		_			Reserved		
0003F0н	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX						
0003F4н	XXX		[R/W] XXXXXXXX XXXXXX	XX	Bit Search		
0003F8н	XXX		C [W] XXXXXXXX XXXXXX	XX	Module		
0003FСн	XXX		R [R] XXXXXXXX XXXXXX	XX			
000400н	DDRG[R/W] B 000000	DDRH [R/W] B 000000	DDRI [R/W] B 000000	DDRJ [R/W] B 00000000			
000404н	DDRK [R/W] B 00000000	DDRL [R/W] B 00	DDRM [R/W] B 000000	DDRN [R/W] B 000000	R-bus Data		
000408н	DDRO [R/W] B 00000000	DDRP [R/W] B 0000	_	_	Direction Register		
00040Сн		_	<u> </u>				
000410н	PFRG [R/W] B 00-00-	PFRH [R/W] B 00 - 00 -	PFRI [R/W] B 00 - 00 -	_			
000414н		PFRL [R/W] B 00	PFRM [R/W] B 00 - 00 -	PFRN [R/W] B 000000	R-bus Port Function		
000418н	PFRO [R/W] B 00000000	PFRP [R/W] B 0000	_	_	_ Register		
00041Сн		_	_		Reserved		

Address		Reg	ister		Block
Address	+0	+1	+ 2	+ 3	diagram
000420н	PCRG [R/W] B 000000	PCRH [R/W] B 000000	PCRI [R/W] B 000000	_	R-bus
000424н	_	_	PCRM [R/W] B 000000	PCRN [R/W] B 000000	Pull-up Control
000428н	PCRO [R/W] B 00000000			_	Register
00042Сн to 00043Сн		_	_		Reserved
000440н	ICR00 [R/W] B, H, W	ICR01 [R/W] B, H, W	ICR02 [R/W] B, H, W	ICR03 [R/W] B, H, W	
000444н	ICR04 [R/W] B, H, W	ICR05 [R/W] B, H, W	ICR06 [R/W] B, H, W	ICR07 [R/W] B, H, W	
000448н	ICR08 [R/W] B, H, W 11111	ICR09 [R/W] B, H, W 11111	ICR10 [R/W] B, H, W 11111	ICR11 [R/W] B, H, W 11111	
00044Сн	ICR12 [R/W] B, H, W 11111	ICR13 [R/W] B, H, W 11111	ICR14 [R/W] B, H, W 11111	ICR15 [R/W] B, H, W 11111	
000450н	ICR16 [R/W] B, H, W 11111	ICR17 [R/W] B, H, W 11111	ICR18 [R/W] B, H, W 11111	ICR19 [R/W] B, H, W 11111	
000454н	ICR20 [R/W] B, H, W 11111	ICR21 [R/W] B, H, W 11111	ICR22 [R/W] B, H, W 11111	ICR23 [R/W] B, H, W 11111	
000458н	ICR24 [R/W] B, H, W 11111	ICR25 [R/W] B, H, W 11111	ICR26 [R/W] B, H, W 11111	ICR27 [R/W] B, H, W 11111	Interrupt Control unit
00045Сн	ICR28 [R/W] B, H, W 11111	ICR29 [R/W] B, H, W 11111	ICR30 [R/W] B, H, W 11111	ICR31 [R/W] B, H, W 11111	Control dine
000460н	ICR32 [R/W] B, H, W	ICR33 [R/W] B, H, W 11111	ICR34 [R/W] B, H, W 11111	ICR35 [R/W] B, H, W 11111	
000464н	ICR36 [R/W] B, H, W 11111	ICR37 [R/W] B, H, W 11111	ICR38 [R/W] B, H, W 11111	ICR39 [R/W] B, H, W 11111	
000468н	ICR40 [R/W] B, H, W 11111	ICR41 [R/W] B, H, W 11111	ICR42 [R/W] B, H, W 11111	ICR43 [R/W] B, H, W 11111	
00046Сн	ICR44 [R/W] B, H, W 11111	ICR45 [R/W] B, H, W 11111	ICR46 [R/W] B, H, W 11111	ICR47 [R/W] B, H, W 11111	
000470н to 00047Сн		-	_		
000480н	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXX	
000484н	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	Clock Control unit
000488н	_	_	OSCCR [R/W] B XXXXXXX0	_	

A ddwggg		Reg	ister		Block	
Address	+ 0	+1	+ 2	+ 3	diagram	
00048Сн	WPCR [R/W] B 00 000	_	_	_	Clock timer	
000490н	OSCR [R/W] B 000 XX0	_	_	_	Main oscillation stabilization timer	
000494н	RSTOP0 [W] B 00000000	RSTOP1 [W] B 00000000	RSTOP2 [W] B 00000000	RSTOP3 [W] B 000	Peripheral stop control	
000498н	_	_	_	_	Reserved	
00049Сн to 0005FСн		_	_		Reserved	
000600н	_	_	DDR2 [R/W] B 00000000	DDR3 [R/W] B 00000000		
000604н	DDR4 [R/W] B 00000000	DDR5 [R/W] B 00000000	DDR6 [R/W] B 00000000	_	T-unit Data Direction	
000608н	DDR8 [R/W] B 000000	DDR9 [R/W] B 00000	DDRA [R/W] B 0000	DDRB [R/W] B 00000000	Register	
00060Сн	DDRC [R/W] B		_			
000610н	_		_	_		
000614н		_	PFR6 [R/W] B 11111111	_	T-unit	
000618н	PFR8 [R/W] B 10	PFR9 [R/W] B 010 - 1	PFRA [R/W] B 1111	PFRB1 [R/W] B 00000000	Port Function Register	
00061Сн	PFRB2 [R/W] B 00 00	PFRC [R/W] B 00000	_	_		
000620н		_	PCR2 [R/W] B 00000000	PCR3 [R/W] B 00000000		
000624н	PCR4 [R/W] B 00000000	PCR5 [R/W] B 00000000	PCR6 [R/W] B 00000000	_	T-unit	
000628н	PCR8 [R/W] B 000000	PCR9 [R/W] B 00000000	PCRA [R/W] B 00000000	PCRB [R/W] B 00000000	Pull-up Control Register	
00062Сн	PCRC [R/W] B 000	_	_	_		
000630н to 00063Сн		_	_		Reserved	
000640н		/W] H, W 00000000				
000644н	-	/W] H, W 00000000	_	N] B, H, W XXXXXXXX	T-unit	
000648н	-	/W] H, W 00000000	ACR2 [R/\ XXXXXXXX			

A al al va a a		Regi	ster		Block
Address	+ 0	+1	+ 2	+ 3	diagram
00064Сн	ASR3 [R 00000000		ACR3 [R/W XXXXXXXX		
000650н	ASR4 [R 00000000	/W] H, W 00000000	ACR4 [R/W		
000654н	ASR5 [R/W] H, W 00000000 00000000		ACR5 [R/W	_	
000658н	ASR6 [R 00000000	• .	ACR6 [R/W		
00065Сн	ASR7 [R 00000000		ACR7 [R/W XXXXXXXX	_	
000660н	AWR0 [R/ 01111111		AWR1 [R/V XXXXXXXX	•	
000664н	AWR2 [R/\ XXXXXXXX	N] B, H, W XXXXXXXX	AWR3 [R/V XXXXXXXX		T-unit
000668н	AWR4 [R/\ XXXXXXX	N] B, H, W XXXXXXXX	AWR5 [R/V XXXXXXXX	_	
00066Сн	AWR6 [R/\ XXXXXXX	N] B, H, W XXXXXXXX	AWR7 [R/V XXXXXXXX		
000670н			_		1
000674н			_		1
000678н	IOWR0 [R/W] B, H, W XXXXXXXX	IOWR1 [R/W] B, H, W XXXXXXXX	IOWR2 [R/W] B, H, W XXXXXXXX	_	
00067Сн			_		1
000680н	CSER [R/W] B, H, W 00000001		_	TCR [W] B, H, W 0000XXXX	
000684н to 000AFCн		_	_		Reserved
000В00н	ESTS0 [R/W] X0000000	ESTS1 [R/W] XXXXXXXX	ESTS2 [R] 1XXXXXXX	_	DSU
000В04н	ECTL0 [R/W] 0X000000	ECTL1 [R/W] 00000000	ECTL2 [W] 000X0000	ECTL3 [R/W] 00X00X11	(Evalua- tion chip
000В08н	ECNT0 [W] XXXXXXXX	ECNT1 [W] XXXXXXXX	EUSA [W] XXX00000	EDTC [W] 0000XXXX	only)

A dalwaga		Block			
Address	+ 0	+1	+ 2	+ 3	diagram
000В0Сн	EWP 00000000		_	_	
000В10н	EDTR XXXXXXXX	0 [W] XXXXXXXX	EDTR XXXXXXXX		
000В14н to 000В1Сн		_	_		
000В20н	XX) [W] XXXXXXXX XXXXXX	XX	
000В24н	XX		[W] XXXXXXXX XXXXXX	xx	
000В28н	XX		[W] XXXXXXXX XXXXXX	XX	
000В2Сн	XX		S [W] XXXXXXXX XXXXXX	XX	
000В30н	XX		1 [W] XXXXXXXX XXXXXX	XX	
000В34н	XX		5 [W] XXXXXXXX XXXXXX	XX	
000В38н	XX		S [W] XXXXXXXX XXXXXX	XX	DSU (Evaluation
000В3Сн	XX		' [W] XXXXXXXX XXXXXX	XX	chip only)
000В40н	XX		[R/W] XXXXXXXX XXXXXX	XX	
000В44н	XX		[R/W] XXXXXXXX XXXXXX	XX	
000В48н	XX		0 [W] XXXXXXXX XXXXXX	XX	
000В4Сн	XX		1 [W] XXXXXXXX XXXXXX	xx	
000В50н	XX		[R/W] XXXXXXXX XXXXXX	xx	
000В54н	XX		[R/W] XXXXXXXX XXXXXX	XX	
000В58н	XX		IO [W] XXXXXXXX XXXXXX	xx	
000В5Сн	XX		I1 [W] XXXXXXXX XXXXXX	xx	
000В60н	XX		ODM0 [W] XXXXXXXX XXXXXX	XX	

Address		Reg	gister		Block		
Address	+ 0	diagram					
000В64н	XX	EOAM1/E XXXXXX XXXXXXX	ODM1 [W] X XXXXXXXX XXXX	×xxx	5011		
000В68н	XX	EOI XXXXXX XXXXXXX	00 [W] X XXXXXXXX XXXX	XXXX	DSU (Evaluation chip only)		
000В6Сн	XX	DOB XXXXXXX XXXXXXX	O1 [W] X XXXXXXXX XXXX	XXXX			
000В70н to 000ВFСн		-	_		Reserved		
000С00н		Register acc	ess disallowed		Interrupt Control unit		
000С04н to 000С14н		Register acc	ess disallowed		R-bus test		
000С18н to 000FFСн		-	_		Reserved		
001000н	XXX	DMASA([R/W] W	XXXX			
001004н	XXX	DMADA(XXXXXX_XXXXXXX	[R/W] W _XXXXXXXXX_XXXX	XXXX			
001008н	XXX	DMASA ² XXXXXX_XXXXXXX	I [R/W] W :_XXXXXXXX_XXX	XXXX			
00100Сн	XXX	DMADA ²	I [R/W] W :_XXXXXXXX_XXX	XXXX			
001010н	XXX	DMASA2 XXXXXX_XXXXXXX	2 [R/W] W :_XXXXXXXX_XXX	XXXX	DMAC		
001014н	XXX	DMADA2 XXXXXX_XXXXXXX	2 [R/W] W :_XXXXXXXX_XXX	XXXX	DIVIAC		
001018н	XXX	DMASA3 XXXXXXXXXXXXXX	B [R/W] W C_XXXXXXXX_XXX	XXXX			
00101Сн	XXX	DMADA: XXXXXXXXXXXX	B [R/W] W C_XXXXXXXX_XXX	XXXXX			
001020н	XXX	DMASA4 [R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX					
001024н	XXX	DMADA4 XXXXXXXXXXXX	4 [R/W] W :_XXXXXXXX_XXX	XXXX			
001028н to 001FFCн			_		Reserved		

Address		Register						
Address	+ 0	+1	+ 2	+ 3	diagram			
007000н	FLCR [R/W] 0110X000	_	_	_				
007004н	FLWC [R/W] 00010011	_	_	_	FLASH			
007008н	_	_	_	_	MEMORY			
00700Сн	_	_	_	_				
007010н	_	_	_	_				
007014н to 0070FFн		_	_		Reserved			

^{*1 :} Test register access barred

^{*2 :} The lower 16-bit (DTC(15: 0)) of DMACA0 to DMACA4 cannot be accessed in byte.

^{*3 :} The available area of internal RAM is restricted by the function described in 6-209 immediately after a reset is canceled. When the setting of the available area is updated, the instruction must be followed by at least 1 NOP instruction.

■ VECTOR TABLE

Interrupt source		rrupt nber	Interrupt	Offset	TBR default	RN
·	10	16	level		address	
Reset	0	00	_	3FСн	000FFFCн	
Mode vector	1	01	_	3F8н	000FFFF8н	
System reserved	2	02		3F4н	000FFFF4н	
System reserved	3	03	_	3F0н	000FFFOн	
System reserved	4	04	_	3ЕСн	000FFFECн	
System reserved	5	05	_	3Е8н	000FFFE8н	
System reserved	6	06	_	3Е4н	000FFFE4н	
Coprocessor absent trap	7	07		3Е0н	000FFFE0н	_
Coprocessor error trap	8	08		3DСн	000FFFDCн	_
INTE instruction	9	09		3D8н	000FFFD8н	
Instruction break exception	10	0A	_	3D4н	000FFFD4н	
Operand break trap	11	0B	_	3D0н	000FFFD0н	
Step trace trap	12	0C	_	3ССн	000FFFCCн	
NMI request (tool)	13	0D	_	3С8н	000FFFC8н	
Undefined instruction exception	14	0E		3С4н	000FFFC4н	
NMI request	15	0F	15 (Fн) fixed15	3С0н	000FFFC0н	_
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	6
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	7
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	11
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн	
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	_
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	_
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн	8
Reload timer 1	25	19	ICR09	398н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART(Reception completed)	27	1B	ICR11	390н	000FFF90н	0
UART(Reception completed)	28	1C	ICR12	38Сн	000FFF8Сн	1
UART(Reception completed)	29	1D	ICR13	388н	000FFF88н	2
UART0 (RX completed)	30	1E	ICR14	384н	000FFF84н	3
UART1 (RX completed)	31	1F	ICR15	380н	000FFF80н	4
UART2 (RX completed)	32	20	ICR16	37Сн	000FFF7Сн	5

Interrupt source		rupt nber	Interrupt	Offset	TBR default	RN
·	10	16	level		address	
DMAC0 (end, error)	33	21	ICR17	378н	000FFF78н	_
DMAC1 (end, error)	34	22	ICR18	374н	000FFF74н	_
DMAC2 (end, error)	35	23	ICR19	370н	000FFF70н	_
DMAC3 (end, error)	36	24	ICR20	36Сн	000FFF6Сн	_
DMAC4 (end, error)	37	25	ICR21	368н	000FFF68н	_
A/D	38	26	ICR22	364н	000FFF64н	15
I ² C	39	27	ICR23	360н	000FFF60н	_
UART4 (Reception completed)	40	28	ICR24	35Сн	000FFF5Сн	_
SIO 5	41	29	ICR25	358н	000FFF58н	12
SIO 6	42	2A	ICR26	354н	000FFF54н	13
SIO 7	43	2B	ICR27	350н	000FFF50н	14
UART3 (Reception completed)	44	2C	ICR28	34Сн	000FFF4Сн	_
UART3 (RX completed)	45	2D	ICR29	348н	000FFF48н	_
Reload timer 3/main oscillation stabilization wait timer	46	2E	ICR30	344н	000FFF44н	
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н	_
External interrupt: FPINT(8-15)	48	30	ICR32	33Сн	000FFF3Сн	_
Clock counter	49	31	ICR33	338н	000FFF38н	_
U/D Counter0	50	32	ICR34	334н	000FFF34н	_
U/D Counter1	51	33	ICR35	330н	000FFF30н	_
PPG 0/1	52	34	ICR36	32Сн	000FFF2Сн	_
PPG 2/3	53	35	ICR37	328н	000FFF28н	_
PPG 4/5	54	36	ICR38	324н	000FFF24н	_
16-bit free-run timer	55	37	ICR39	320н	000FFF20н	_
ICU2/3 (capture)	56	38	ICR40	31Сн	000FFF1Сн	_
ICU1 (capture)/UART4 (transmission complete)	57	39	ICR41	318н	000FFF18н	
ICU0 (capture)	58	3A	ICR42	314н	000FFF14н	_
OCU0/1 (match)	59	3B	ICR43	310н	000FFF10н	_
OCU2/3 (match)	60	3C	ICR44	30Сн	000FFF0Сн	_
OCU4/5 (match)	61	3D	ICR45	308н	000FFF08н	_
OCU6/7 (match)	62	3E	ICR46	304н	000FFF04н	_
Interrupt delay source bit	63	3F	ICR47	300н	000FFF00н	_
System reserved (Used by REALOS)	64	40		2FСн	000FFEFCн	
System reserved (Used by REALOS)	65	41	_	2F8н	000FFEF8н	_

Interrupt source		rupt nber	Interrupt level	Offset	TBR default address	RN
	10	16	levei		address	
System reserved	66	42	_	2F4н	000FFEF4н	_
System reserved	67	43	_	2F0н	000FFEF0н	_
System reserved	68	44	_	2ЕСн	000FFEECн	_
System reserved	69	45	_	2Е8н	000FFEE8н	_
System reserved	70	46	_	2Е4н	000FFEE4н	_
System reserved	71	47	_	2Е0н	000FFEE0н	_
System reserved	72	48	_	2DC _H	000FFEDCн	_
System reserved	73	49	_	2D8 _H	000FFED8н	_
System reserved	74	4A	_	2D4н	000FFED4н	_
System reserved	75	4B		2D0н	000FFED0н	_
System reserved	76	4C	_	2ССн	000FFECCн	_
System reserved	77	4D	_	2С8н	000FFEC8н	_
System reserved	78	4E		2С4н	000FFEC4н	_
System reserved	79	4F	_	2С0н	000FFEC0н	_
Used by INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	

■ PERIPHERAL RESOURCES

1. Interrupt controller

(1)Description

The interrupt controller manages interrupt reception and arbitration.

• Hardware configuration

This module consists of the following components:

- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- HOLD request cancellation request generator

• Main function


This module has the following major functions:

- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU)
- Request (to the CPU) to return from stop mode in response to an NMI or interrupt request with interrupt level other than "11111"
- Hold request cancellation request issued to the bus master

(2)Register list

R register		7	6	E	4	2	2	4	^
		7	6	5	4	3	2	1	0
	ICR00				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR01	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR02	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR03	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR04			_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR05			_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR06	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR07	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR08	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR09	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR10	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR11	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR12	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR13	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR14			_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR15			_	ICR4	ICR3	ICR2	ICR1	ICR0

		7	6	5	4	3	2	1	0
	ICR16	_ <i>'</i>	- 0		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR17		<u> </u>		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR18				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR19	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR20		 	 	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR21				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR22		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR23		 	 	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR24		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR25		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR26				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR27		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR28	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR29				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR30		_	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR31		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR32				ICR4	ICR3	ICR2	ICR1	ICR0
	ICR33		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR34		_	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR35		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR36		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR37		_	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR38		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR39		<u> </u>	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR40		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR41		<u> </u>	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR42		_		ICR4	ICR3	ICR2	ICR1	ICR0
	ICR43		 	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR44		\vdash	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR45	_	 	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR46	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
	ICR47	_	 	<u> </u>	ICR4	ICR3	ICR2	ICR1	ICR0
roquest	cancel reques	et recic	tor /UD	CI)	ı				<u> </u>
. cqu c at	cancer reques		6	5	4	3	2	1	
	HRCL MHA		- T		LVL4	LVL3			
		`				1 2120	1		




2. External interrupt/NMI control


(1)Description

The external interrupt control unit is the block that controls external interrupt requests input to $\overline{\text{NMI}}$ and INT0 to INT15.

The level can be selected from "H", "L", rising edge, or falling edge (except for NMI).

(2)Register list





3. REALOS-related Hardware

REALOS-related hardware is used by the real-time OS. Therefore, REALOS-related hardware cannot be used by user programs when REALOS is used.


• Delay interrupt module

(1)Description


The delayed interrupt module generates a task switching interrupt.

This module enables software to issue or cancel an interrupt request to the CPU.

(2)Register list



(3)Block diagram





• Bit Search Module

(1)Description

The bit search module searches data written to an input register for "0", "1", or a change point and returns the detected bit position.

(2)Register list





4. 8/16-bit up/down counter

(1)Description

This block is the up/down counter consisting of 6 event input pins, an 8/16-bit up/down counter, an 8-bit reload/compare register, and their control circuit.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 2 channels of 8/16-bit up/down counter in this block.

• 8-bit count register enabling counting from (0)d to (255)d (enabling counting from (0)d to (65535)d in "16-bit

This module has the following features.

x 1 operation mode").	
 Four different count mode Count mode 	es available with selectable count clocks
Count mode	Timer mode
	Up/down counter mode
	— Phase difference count mode (2 multiplication)
	Phase difference count mode (4 multiplication)
 Capable of selecting a co an internal circuit 	ount clock signal in timer mode, from among the inputs from two internal clocks and
Count clock	80 ns (12.5 MHz : 2-frequency division)
(When operating at 25 M	Hz) 80 ns (12.5 MHz : 2-frequency division) Hz) 320 ns (3.125 Hz : 8-frequency division)
Capable of selecting the Detection edge	detection edge of the external pin input signal in up/down counter mode Falling Edge detection
	Rising Edge detection
	Detection at rising edge, falling edge, or both edges
	Edge detection disabled
the rotation angle and the phase-Z outputs of the en	
•	functions selectable (valid in all modes)
ZIN Pin	Counter clear function Gate function
 Compare and reload fund an arbitrary width 	ctions available not only separately but also in combination for up/down counting a
Compare/reload function	Compare function (comparison interrupt request output)
	 Compare function (comparison interrupt request output and counter clear)
	Reload function (underflow interrupt request output and reload)

- Count direction flag used to identify the preceding count direction
- Capable of controlling the independent generations of interrupts at a compare match, reload (underflow), overflow, or at a count direction change

Compare/reload disabled

clear; underflow interrupt request output and reload)

Compare/reload function(Comparison interrupt request output and counter

(2)Register list

2.1 up/down count resister (UDCR)

Up/down count resister ch0 (UDCR0)

7	6	5	4	3	2	1	0
D07	D06	D05	D04	D03	D02	D01	D00

Up/down count resister ch1 (UDCR1)

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D09	D08

2.2 Reload compare resister (RCR)

Reload compare resister ch0 (RCR0)

7	6	5	4	3	2	1	0
D07	D06	D05	D04	D03	D02	D01	D00

Reload compare resister ch1 (RCR1)

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D09	D08

2.3 Counter status register (CSR)

Counter status register ch(0, 1) (CSR0, 1)

7	6	5	4	3	2	1	0
CST	CIT	UDI	СМ	OVF	UD	UD	UD

2.4 Counter control resister (CCRL)

Counter control resister ch(0, 1) (CCRL0, 1)

7	6	5	4	3	2	1	0
Reserved	СТИ	UC	RLD	UD	CGS	CGE	CGE


2.5 Counter control resister (CCRH)

Counter control resister ch0 (CCRH0)

15	14	13	12	11	10	9	8
M16	CDC	CFI	CLK	СМ	СМ	CES	CES

2.6 Counter control resister ch1 (CCRH1)

15	14	13	12	11	10	9	8
Reserved	CDC	CFI	CLK	СМ	СМ	CES	CES



5. 16-bit Reload Timer


(1)Description


The 16-bit timer consists of a 16-bit down counter, 16-bit reload register, internal clock, clock generation prescaler, and control register.

The clock source can be selected from among three internal clocks (prepared by frequency dividing the machine clock by 2/8/32, and also by 64/128 only for ch3) and an external event.

The interrupt can be used to initiate DMA transfer.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 4 channels of this timer.





6. PPG (Programable Pulse Generator)

The PPG can efficiently output highly precise PWM waveforms.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 6 channels of PPG timer.

(1)Description


Each channel consists of a 16-bit down counter, 16-bit data register with cycle setting buffer, 16-bit compare register with duty ratio setting buffer, and pin control unit.

The count clocks for the 16-bit down counter can be selected from the following 4 types :(peripheral clock ϕ , ϕ /4, ϕ /16, ϕ /64)


The counter is initialized to "FFFFH" at a reset or counter borrow.

PPG outputs (PPG0 to PPG5) are provided for each channel.

(2)Register list



(3)Block diagram (overall configuration for 1 channel)




7. U-Timer (16-bit timer for UART baud rate generation)

(1) Description


The U-Timer is a 16-bit timer for generating the baud rate for the UART. An arbitrary baud rate can be set depending on the combination of the chip operating frequency and U-Timer reload value.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 5 channels of this timer.

(2) Register list



(3) Block diagram



8. UART

(1) Description

The UART is a serial I/O port for asynchronous (start-stop) or CLK synchronous communication. This module has the features listed below. The MB91F355A/MB91355A/MB91354A/MB91V350A contain 5 channels of UART.

- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Completely programmable baud rate.

Arbitrary baud rate set by built-in timer (See the section for "U-Timer".)

- Variable baud rate can be input from an external clock.
- Error detection functions(parity, framing, overrun)
- Transmission signal format is NRZ
- UART Ch0 to Ch2 can start DMA transfer using interrupts (Ch3 and Ch4 cannot start DMA transfer).
- Capable of clearing DMAC interrupt source by writing to DRCL register

(2)Register list

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Serial status register(SSR)

7	6	5	4	3	2	1	0
PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE

Serial mode register


7	6	5	4	3	2	1	0
MD1	MD0	_	_	CS0	_	_	

Serial control register(SCR)

7	6	5	4	3	2	1	0
PEN	Р	SBL	CL	A/D	REC	RXE	TXE

DECL register (DRCL)

7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	



9. Extended I/O Serial Interface (SIO)

(1) Description

This block is a serial I/O interface that allows data transfer using clock synchronization. It is composition of a single 8-bit \times 1 channel.

LSB-first or MSB-first transfer mode can be selected for data transfer.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 3 channels of this SIO.

The serial I/O interface operates in 2 modes:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK).

 By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

(2) Register list

Serial mode control status register (SMCS)

7	6	5	4	3	2	1	0
SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT
15	14	13	12	11	10	9	8

SIO test resister(SES)

15	14	13	12	11	10	9	8
_	_	_	_	_	_	TST1	TST0

SDR (Serial Data Register)


7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

SIO prescaler control register (CDCR)

15	14	13	12	11	10	9	8
MD	_	_	_	DIV3	DIV2	DIV1	DIV0

DMAC interrupt source clear register (SRCL)

7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_



10. 16-bit free-run timer

(1)Description

The 16-bit free-running timer consists of a 16-bit up counter, control register, and status register. The count values of this timer are used as the base timer for the output compares and input capture modules.

- Four count clock frequencies are available.
- An interrupt can be generated at a counter overflow.
- The counter can be initialized upon a match with compare register 0 of the output compare unit, depending on the mode.

(2)Register list

Timer data register (upper) (TCDT)


15	14	13	12	11	10	9	8
T15	T14	T13	T12	T11	T10	Т9	T8


Timer data register (lower) (TCDT)

7	6	5	4	3	2	1	0
T07	T06	T05	T04	T03	T02	T01	T00

Timer control status register (lower) (TCCS)

7	6	5	4	3	2	1	0
ECLK	IVF	IVFE	STOP	MODE	CLR	CLK1	CLK0





11. Input Capture

(1) Description

This module detects a rising or falling edge or both edges of an external input signal and stores the 16-bit free-running timer value in a register.

This module stores the 16-bit free-running timer value in a register. In addition, the module can generate an interrupt upon detection of an edge.

The input capture module consists of input capture data registers and a control register.

Each input capture unit has a corresponding external input pin.

• The detection edge of an external input can be selected from among 3 types.

Rising edge

Falling edge

Both edges

• An interrupt can be generated upon detection of a valid edge of an external input.

(2) Register list

Input capture data register (upper) (IPCP)

15	14	13	12	11	10	9	8	
CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08	l

Input capture data register (lower) (IPCP)


7	6	5	4	3	2	1	0
CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00

Capture control register (ICS23)

7	6	5	4	3	2	1	0
ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20

Capture control register (ICS01)

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00



12. Output Compare

(1) Description

The output compare module consists of 16-bit compare registers, compare output latch, and control register. When the 16-bit free-running timer value matches the compare register value, the output level is inverted and an interrupt is issued.

The MB91F355A/MB91355A/MB91354A/MB91V350A contain 8 channels of this block.

This module has the features listed below.

- Capable of using the 8 compare registers independently. Output pins and interrupt flags corresponding to the compare registers
- A pair of compare registers can be used to control output pins. Using tow compare registers to invert output pins
- Capable of setting the initial value for each output pin.
- Interrupts can be generated upon a compare match.
- The ch0 compare register is used as the compare clear register for the 16-bit free-running timer.

(2)Register list

Output compare register(upper) (OCCP)

15	14	13	12	11	10	9	8
C15	C14	C13	C12	C11	C10	C09	C08

Output compare register(lower) (OCCP)


7	6	5	4	3	2	1	0
C07	C06	C05	C04	C03	C02	C01	C00

Output control register(upper) (OCS)

15	14	13	12	11	10	9	8
_	_	_	CMOD		_	OTD1	OTD0

Output control register(lower) (OCS)

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	_	_	CST1	CST0



13. I²C Interface

(1) Description

The I²C interface is a serial I/O port supporting the Inter-IC bus, operating as a master/slave device on the I²C bus. It has the following features

- Master/slave sending and receiving
- · Arbitration function
- · Clock sync function
- Slave address and general call address detection function
- Ditecting function of transmitting direction
- Repeated start condition generation and detection function
- Bus error detection function
- 10-bit/7-bit slave address
- Slave address receive acknowledge control when in master mode
- Support for composite slave addresses
- Capable of interruption when a transmission or bus error occurs
- Standard mode (Max 100K bps)/High speed mode (Max 400K bps) supported

(2)Register list

 15
 14
 13
 12
 11
 10
 9
 8

 BER
 BEIE
 SCC
 MSS
 ACK
 GCAA
 INTE
 INT

Bus status register(IBSR)

7 6 5 4 3 2 1 0

BB RSC AL LRB TRX AAS GCA ADT

10-bit slave address resister (ITBA)

		13					
	_	_	_	_	_	TA9	TA8
							0
TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0

10-bit slave address mask resister(ITMK)

15	14	13	12	11	10	9	8
ENTB	RAL	_	_	_	_	TM9	TM8
7	6	5	4	3	2	1	0
TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0

7-bit slave address resister (ISBA)

•	6	•	•	•	_	•	•
	SA6	SA5	SA4	SA3	SA2	SA1	SA0

7-bit slave address mask resister (ISMK)

. •		. •	12		. •	•	•
ENSB	SM6	SM5	SM4	SM3	SM2	SM1	SM0

Data register (IDAR)


7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Clock control register (ICCR)

		13				-	-
TEST	_	EN	CS4	CS3	CS2	CS1	CS0

Clock disable register (IDBL)

7	6	5	4	3	2	1	0
	_	_	_	_	_	_	DBL



14. A/D Converter

(1) Description

The A/D converter converts the analog input voltage into a digital value. It has the following features:

- Conversion time: 1.48 μs minimum per channel
- Employing serial/parallel conversion type for sample & hold circuit
- 10-bit resolution (switchable between 8 and 10 bits)
- Program selection of the analog input from among 12 channels
- Conversion mode


Single conversion mode: Convert 1 selected channel

Scan conversion mode : Scan up to 4 channels.

- Converted data is stored in the data buffer.
- An interrupt request to the CPU can be generated upon completion of A/D conversion. The interrupt can be used to start DMA transfer.
- The startup source can be selected from among software, external trigger (falling edge), and reload timer ch2 (rising edge).

(2) Register list

	15	8 7 0
Control status register (ADCS2/ADSC1)	ADCS2	ADCS1
Conversion time setting resister (ADCT)		
Converted data register 0 (ADTH0/ADTL0)	ADTH0	ADTL0
Converted data register 1 (ADTH1/ADTL1)	ADTH1	ADTL1
Converted data register 2 (ADTH2/ADTL2)	ADTH2	ADTL2
Converted data register 3 (ADTH3/ADTL3)	ADTH3	ADTL3




15. 8-bit D/A Converter


(1) Description

This block contains 2 channels of 8-bit D/A converters. The D/A converter register can be used to control the independent output of each channel. The block has the following features.

- Power saving function
- 3.3 V Interface

(2) Register list





16. DMAC (DMA Controller)

(1) Description

This module realize direct memory access (DMA) transfer with the FR family device.

DMA transfer controlled by this module enables many types of data transfer to be performed at high speed without CPU intervention, thereby improving system performance.

• Hardware configuration

This model consists mainly of the following components:


- Independent DMA channels × 5 channels
- 5 channels independent access control circuits
- 32-bit address register (Supports reloading: 2 per channel)
- 16-bit transfer count register (Supports reloading: 1 per channel)
- 4-bit block count register (1 per channel)
- External transfer request input pins: DREQ0, DREQ1, DREQ2 (ch0, ch1, ch2 only)
- External transfer request acceptance output pins: DACK0, DACK1, DACK2 (ch0, ch1,ch2 only)
- DMA end output pins: DEOP0, DEOP1, DEOP2 (ch0, ch1, ch2 only)
- (ch3 only) fly-by transfer (memory to I/O, I/O to memory)
- 2-cycle transfer

Main function

This module has the following major functions for data transfer:

- Supports independent data transfer for multiple channels (5 channels)
- (1) Priority order (ch0 > ch1 > ch2 > ch3 > ch4)
- (2) Order can be reversed for ch0 and ch1
- (3) DMAC activation triggers
 - External dedicated pin input (edge detection/level detection: ch0 to ch2 only)
 - Internal peripheral request (Interrupt request sharing, including external interrupts)
 - Software request (register write)
- (4) Transmission mode
 - Demand transfer, burst transfer, step transfer, or block transfer
 - Addressing mode: 32-bit full addressing (increment, decrement, or fixed) (address increment can be in the range - 255 to + 255)
 - · Data length: Byte, halfword, or word
 - Single-shot or reload operation selectable

			31	16 15	
Ch0 control/status	register A	(DMACA0)			
	register B	(DMACB0)			
Ch1 control/status	register A	(DMACA1)			
	register B	(DMACB1)			
Ch2 control/status	register A	(DMACA2)			
	register B	(DMACB2)			
Ch3 control/status	register A	(DMACA3)			
	register B	(DMACB3)			
Ch4 control/status	register A	(DMACA4)			
	register B	(DMACB4)			
Overall control register		(DMACR)			
Ch0 transfer source address register		(DMASA0)			
		(DMADA0)			
Ch1 transfer source address register		(DMASA1)			
		(DMADA1)			
Ch2 transfer source address register		(DMASA2)			
		(DMADA2)			
Ch3 transfer source address register		(DMASA3)			
		(DMADA3)			
Ch4 transfer source address register		(DMASA4)			
		(DMADA4)			



■ ELECTRICAL CHARACTERISTICS

1. Abusolute Maximum Rating

Doromotor	Cumbal	Ra	ating	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 4.0	V	*2
Analog power supply voltage*1	DAvc	Vss - 0.5	Vss + 4.0	V	*3
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 4.0	V	*3
Analog reference voltage*1	AVRH	Vss - 0.5	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.5	Vcc + 0.5	V	*8
Input voltage (Nch open-drain) *1	VIND	Vss - 0.5	Vss + 5.5	V	*8
Analog pin input voltage*1	VIA	Vss - 0.5	AVcc + 0.5	V	*8
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5	V	
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	*7
Total maximum clamp current	$\Sigma I_CLAMP $	_	20	mA	*7
"L" level maximum output current	lol	_	10	mA	*4
"H" level maximum output current (Nch open-drain)	lolnd	_	20	mA	
"L" level average output current	lolav	_	8	mA	*5
"H" level average output current (Nch open-drain)	OLAVND	_	15	mA	
"L" level total maximum output current	Σ loL	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	*6
"H" level maximum output current	Іон	_	- 10	mA	*4
"H" level average output current	Іонаv	_	- 4	mA	*5
"H" level total maximum output current	Σ loн	_	- 50	mA	
"H" level total average output current	Σ lohav	_	- 20	mA	*6
Power consumption	PD	_	850	mW	
Operating temperature	Ta	- 40	+ 85	°C	
Storage temperature	Тѕтс	_	+ 125	°C	

^{*1 :} The parameter is based on $V_{SS} = DA_{VS} = AV_{SS} = 0 \text{ V}.$

^{*2 :} Vcc must not be lower than Vss - 0.3 V.

 $^{^*3}$: Be careful not to exceed "Vcc + 0.3 V", for example, when the power is turned on.


^{*4 :} The maximum output current is the peak value for a single pin.

^{*5 :} The average output current is the average current for a single pin over a period of 100 ms.

^{*6 :} The total average output current is the average current for all pins over a period of 100 ms.

- *7: Relevant pins: Port2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P, and AN (A/D input)
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that, when the microcontroller drive current is low as in low power consumption mode, the + B input potential can increase the potential at the Vcc pin via a protective diode, possibly affecting other devices.
 - Note that, if the + B input exists when the microcontroller is off (not fixed at 0 V), power is supplied through the pin, possibly causing the microcontroller to operate imperfectly.
 - Note that, if the + B input exists when the power supply is turned on, power is supplied through the pin, possibly resulting in a power-supply voltage at which a power-on reset does not work.
 - Be careful not to let the + B input pin open.
 - Note that the analog I/O pins (such as the LCD drive and comparator input pins) other than the A/D input pin cannot input + B.

• Sample recommended circuits:



*8: V_I should not exceed the specified ratings. However, if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the V_I rating.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

(Vss = DAvs = AVss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
raiailletei	Зуппоп	Min	Max	Oilit	Remarks
Power cupply voltage	Vcc	3.0	3.6	V	At normal operating
Power supply voltage	Vcc	3.0	3.6	V	hold RAM status at stop
Analog power supply voltage	DAvc	Vss - 0.3	Vss + 3.6	V	
Alialog power supply voltage	AVcc	Vss - 0.3	Vss + 3.6	V	
Analog reference voltage	AVRH	AVss	AVcc	V	
Operating temperature	Та	- 40	+ 85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40° C to $+85^{\circ}$ C)

D	Sym-	D.:	0 1111		Value		11	Barranda
Parameter	bol	Pin	Conditions	Min	Тур	Max	Unit	Remarks
	Vıн	Port 2, 3, 4, 5, 6, 9, A, B, C	_	Vcc × 0.65	_	Vcc - 0.3	V	
"H" level input voltage	Vihs	Port 8, G, H, I, M, N, O, P, MD0, MD1, MD2, INIT, NMI	_	Vcc × 0.8	_	Vcc - 0.3	V	Hysteresis input
	VIHST	Port J, K, L	_	Vcc × 0.8 —		5.25	V	Hysteresis input with stand voltage of 5 V
	Vıl	Port 2, 3, 4, 5, 6, 9, A, B, C	_	Vss	_	Vcc × 0.25	V	
"L" level input voltage	VILS	Port 8, G, H, I, M, N, O, P, MD0, MD1, MD2, INIT, NMI	_	Vss	_	Vcc × 0.2	V	Hysteresis input
	VILST	Port J, K, L	_	Vss	_	Vcc × 0.2	V	Hysteresis input with stand voltage of 5 V
"H" level output voltage	Vон	Port 2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P	$V_{CC} = 3.0 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	Vcc	V	
"L" level output voltage	V _{OL1}	Port 2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P	Vcc = 3.0 V loL = 4.0 mA	Vss	_	0.4	V	
	V _{OL2}	Port L	Vcc = 3.0 V loL = 15.0 mA	Vss	_	0.4	V	Nch open-drain
Input leak current (High-Z output Leak- age current)	lu	All input pin	Vcc = 3.6 V 0 <vi<vcc< td=""><td>- 5</td><td>_</td><td>+ 5</td><td>μΑ</td><td></td></vi<vcc<>	- 5	_	+ 5	μΑ	
Pull-up resistance	Rup	setting pin INIT, Pull up	Vcc = 3.6 V $V_1 = 0.45 V$	25	50	200	kΩ	

(Continued)

(Continued)

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40° C to $+85^{\circ}$ C)

Parameter	Sym-	Pin	Conditions		Value		Unit	Remarks
Parameter	bol	PIII	Conditions	Min	Тур	Max	Offic	Remarks
	lcc		fc = 12.5 MHz Vcc = 3.3 V		160	220	mA	Multiply by 4 CLKB: 50 MHz CLKT: 25 MHz When operating at 25 MHz
Iccs Icch	Iccs		fc = 12.5 MHz Vcc = 3.3 V	_	100	140	mA	Sleep When operating at 25 MHz
		Ta = + 25 °C Vcc = 3.3 V	_	1	100	μΑ	at stop	
supply current	Iccl	Vcc	Ta = +25 °C fc = 32.768 kHz Vcc = 3.3 V	_	0.3	3.0	mA	Sub RUN CLKB: 32.768 kHz CLKT: 32.768 kHz When operating at 32.768 kHz
	Iccls		Ta = +25 °C fc = 32.768 kHz Vcc = 3.3 V	_	0.2	2.0	mA	Sub sleep When operating at 32.768 kHz
	Ісст		Ta = +25 °C fc = 32.768 kHz Vcc = 3.3 V		5	120	μΑ	at watch mode operating (Main Off, STOP)
Input capacitance	Сін	Other than Vcc, Vss, AVcc, AVss, DAvc, DAvs	_	_	5	15	pF	

4. AC Characteristics


(1) Clock timing


(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40° C to $+85^{\circ}$ C)


Parameter	Sym-	Pin	Conditions		Value		Unit	Remarks
Parameter	bol	Pili	Conditions	Min	Тур	Max	Offic	Remarks
Clock frequency	fc	X0 X1		10	_	12.5	MHz	Main PLL (When operating at
Clock cycle time	t c	X0 X1	_	80	_	100	ns	max internal frequency (50 MHz) = 12.5 MHz self-oscillation with \times 4 PLL)
Clock frequency	fc	X0 X1	_	10	_	25	MHz	Main self-oscillation (frequency-halved input)
	fсР		When a minimum	2.94*		50	MHz	CPU
Internal operating clock frequency	fcpp	_	value of 12.5 MHz is input as the X0	2.94*	_	25	MHz	Peripheral
	fсрт		clock frequency	2.94*	_	25	MHz	External bus
	t CP		and × 4 multiplica-	20	_	340*	ns	CPU
Internal operating clock cycle time	t CPP	_	PLL of the oscillator	40		340*	ns	Peripheral
	t CPT		circuit	40	_	340*	ns	External bus
Clock frequency	fc	X0A X1A	_	30	32.768	35	kHz	SUB
Clock cycle time	t c	X0A X1A	_	28.6	30.51	33.3	μs	self-oscillation
Internal operating clock frequency	fcp, fcpp, fcpт		When a standard value of 32.768 kHz	2*	_	32	kHz	
Internal operating clock cycle time	tcp, tcpp, tcpt		is input as the X0A clock frequency	30.51	_	500*	μs	


^{*:} The values assume a gear cycle of 1/16.

• Conditions for measuring the clock timing ratings









Notes: • When the PLL is used, the external clock input must fall between 10.0 and 12.5 MHz.

• Set the PLL oscillation stabilization wait time longer than 454.5 μ s. The internal clock gear setting should not exceed the relevant value in the table in "(1) Clock timing ratings".

(2)Clock output timing

$$(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Pin	Condi- tions	Va	lue	Unit	Remarks
Parameter	Symbol			Min	Max		
Cycle time	tcyc	MCLK, SYSCLK		tсрт	_	ns	*1
SYSCLK $\uparrow \rightarrow$ SYSCLK \downarrow	t chcl	MCLK, SYSCLK	_	tere – 5	tcyc + 5	ns	*2
SYSCLK $\downarrow \rightarrow$ SYSCLK \uparrow	t clch	MCLK, SYSCLK		tere – 5	tcyc + 5	ns	*3


^{*1 :} tcyc is the frequency of one clock cycle after gearing.

$$(1/2 \times 1/n) \times t_{CYC} - 10$$

*3 : The following rating are for the gear ratio set to \times 1.

Note: tcpt indicates the internal operating clock cycle time. See "(1) Clock timing".

In the following AC ratings, MCLK is equivalent to SYSCLK.




(3) Reset and hardware standby ratings

$$(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Pin	Condi- tions	Val	lue	Unit	Remarks
				Min	Max	Ollit	
INIT input time (at power-on)	tur	ĪNIT	_	tc × 10	_	ns	
INIT input time (other than at power-on)	tintl			tc × 10		ns	

Note: tc indicates the clock cycle time. See "(1) Clock timing".



^{*2 :} The following ratings are for the gear ratio set to \times 1. For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

(4) Normal bus access read/write operation

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Demonster	Comple of	<u> </u>	Can dition 6		Value		
Parameter	Symbol	Pin	Conditions	Min	Max	Unit	Remarks
CCO to CCO cotur	t cslch		AWRxL*3: W02 = 0	3	_	ns	
CS0 to CS3 setup	tcsdlch	MCLK, CS0 to CS3	AWR0L : W02 = 1	- 3	_	ns	
CS0 to CS3 hold	t chcsh	000 10 000		3	tcyc/2 + 6	ns	
	t asch	MCLK, A23 to A00		3	_	ns	
Address setup	t aswl	WR0, WR1, A23 to A00	_	3	_	ns	
	t asrl	RD, A23 to A00		3	_	ns	
	t chax	MCLK, A23 to A00		3	tcvc/2 + 6	ns	
Address hold	t whax	WR0, WR1, A23 to A00		3	_	ns	
	t rhax	RD, A23 to A00	to A00	3	_	ns	
Valid address → Valid data input time	t avdv	A23 to A00, D31 to D16		_	3 / 2 × tcyc – 15	ns	*1 *2
WR0, WR1 delay time	t chwL	MCLK,			6	ns	
WR0, WR1 delay time	t chwh	WR0, WR1		_	6	ns	
WR0, WR1 minimum pulse width	t wlwh	WR0, WR1		tcyc – 5	_	ns	
Data setup → WRx ↑	t DSWH	$\overline{WR0}$, $\overline{WR1}$,		t cyc	_	ns	
$\overline{WRx} \uparrow \to Data \; hold \; time$	t whdx	D31 to D16		3		ns	
RD delay time	t chrl	MCLK,			6	ns	
RD delay time	t chrh	RD			6	ns	
RD ↓ → Valid data input time	t rldv	RD,			tcyc – 10	ns	*1
Data setup →RD ↑ Time	t DSRH	D31 to D16		10	_	ns	
$\overline{RD} \downarrow \to Data \; hold \; time$	t RHDX			0	_	ns	
RD minimum pulse width	t rlrh	RD		tcyc - 5		ns	
AS setup	t aslch	MCLK,		3	_	ns	
AS hold	t chash	ĀS		3	tcyc/2 + 6	ns	


^{*1:} When the bus timing is delayed by automatic wait insertion or RDY input, add the time (tcvc × the number of cycles added for the delay) to this rating.

Calculation expression: 3/(2n) × tcyc - 15

*3: AWRxL: Area Wait Register

Note: teye indicates the cycle time. See "(2) Clock output timing".

^{*2 :} The following ratings are for the gear ratio set to \times 1. For the ratings when the gear ratio is set to between 1/2 to 1/16, substitute 1/2 to 1/16 for n in the following equation.



(5) Multiplex bus access read/write operation


 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks	
raiametei	Symbol	F	tions	Min	Max	Offic		
AD15 to AD0 Address AUDI setup time → MCLK ↑	t asch	MCLK,		3	_	ns		
MCLK ↑ → AD15 to AD0 Address AUDI Hold Time	t chax	D31 to D16	_	3	tcyc/2 + 6	ns		
AD15 to AD0 Address AUDI setup time \rightarrow $\overline{\rm AS}$ \uparrow	tasash	ĀS,	<u> </u>		12	_	ns	
AS ↑ → AD15 to AD0 Address AUDI Hold Time	t ashax	D31 to D16		tcyc – 3	tcyc + 3	ns		

Notes : • This rating is not guaranteed when the CS→RD/WR, and setup delay setting by AWR: bit 1 is "0".

• Beside This rating, normal bus interface ratings are applicable.


• tcyc indicates the cycle time. See "(2) Clock output timing".



(6) Ready input timings

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions -	Va	lue	Unit	Remarks
raiametei				Min	Max		Remarks
RDY setup time \rightarrow MCLK \downarrow	trdys	MCLK, RDY	_	15	_	ns	
MCLK ↑ → RDY hold time	t RDYH	MCLK, RDY	_	0	_	ns	



(7) Hold timing


$$(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$$

		`			*		
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
raiametei	Syllibol	F 111	Conditions	Min	Max	Oilit	Remarks
BRQ setup time → MCLK ↑	t BRQS	MCLK,		15	_	ns	
$\begin{array}{c} MCLK \uparrow \to BRQ \\ AUDI \ Hold \ Time \end{array}$	t BRQH	BRQ	_	0	_	ns	
BGRNT delay time	t CHBGL	MCLK,		tcyc/2 - 6	tcyc/2 + 6	ns	
BGRNT delay time	t снвGн	BGRNT		tcyc/2 - 6	tcyc/2 + 6	ns	
Pin floating → BGRNT ↓ time	t xzbgl	BGRNT, D31 to D16,	_	teye - 10	tcyc + 10	ns	
BGRNT ↑ → Pin valid time	t BGHXV	A23 to A00, CS3 to CS0*		tcyc - 10	tcyc + 10	ns	

^{*:} These are applied to only the case that SREN bit of area select register (ACR) is set to "1".

Notes: • It takes 1 cycle or more from when BRQ is captured until BGRNT changes.

• tere indicates the cycle time. See "(2) Clock output timing".



^{*:} These are applied to only the case that SREN bit of area select register (ACR) is set to "1".


(8) UART, SIO timing

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Faranietei	Syllibol	FIII	Conditions	Min	Max	Ollit	Remarks
Serial clock cycle time	t scyc	SCK0 to SCK7		8 tcpp	_	ns	
$SCK \downarrow \rightarrow$ BGRNT delay time	t sLOV	SCK0 to SCK7, SO0 to SO7	Internal shift	- 80	+ 80	ns	
Valid SI → SCK \uparrow	t ıvsh	SCK0 to SCK7, SI0 to SI7	clock mode	100	_	ns	
$\begin{array}{c} SCK \uparrow \to valid \; SIN \; hold \\ time \end{array}$	t shix	SCK0 to SCK7, SI0 to SI7		60	_	ns	
Serial clock H Pulse Width	t shsl	SCK0 to SCK7		4 tcpp		ns	
Serial clock L Pulse Width	t slsh	SCK0 to SCK7		4 tcpp		ns	
$SCK \downarrow \to SO$ delay time	t sLOV	SCK0 to SCK7, SO0 to SO7	External shift clock		150	ns	
Valid SI → SCK ↑	t ıvsh	SCK0 to SCK7, SI0 to SI7	mode	60	_	ns	
$\begin{array}{c} SCK \uparrow \to valid \; SI \; hold \\ time \end{array}$	t shix	SCK0 to SCK7, SI0 to SI7		60	_	ns	

Notes: • Above rating is for CLK synchronous mode.

• tcpp indicates the peripheral clock cycle time. See "(1) Clock timing".




(9) Free-run timer clock, PPG timer input timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions -	Va	lue	Unit	Remarks
raiametei	Symbol	FIII	Conditions	Min	Max	Oilit	IXCIIIAI KS
Input pulse width	tтiwн tтiwL	FRCK, TRG0 to TRG5, AIN0 to AIN1, BIN0 to BIN1, ZIN0 to ZIN1	_	2 tcpp	_	ns	

Note: tcpp indicates the peripheral clock cycle time. See "(1) Clock timing".




(10) Trigger input timing

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin Conditions		Va	lue	Unit	Remarks
raiailletei	Syllibol	FIII	Conditions	Min	Max	Oilit	Kemarks
A/D activation trigger input time	t atgx	ĀTG	_	5 tcpp	_	ns	
input capture input trigger	tinp	IN0 to IN3	_	5 tcpp	_	ns	

Note: tcpp indicates the peripheral clock cycle time. See "(1) Clock timing".



(11)DMA controller timing

• For edge detection (block/step transfer mode, burst transfer mode)

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks	
raiametei	Syllibol	FIII	Conditions	Min	Max	Oilit	IVEIIIai KS	
DREQ Input pulse width	t DRWL	DREQ 0 to DREQ2		2 tcyc*	_	ns		
DREQ Input pulse width	t DSWH	DSTP 0 to DSTP2		2 tcyc*		ns		

^{*:} toyo becomes top when fort is greater than for

• For level detection (demand transfer mode)

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
Farameter	Symbol	r III	tions	Min	Max	Oilit	itema ka
DREQ setup time	t DRS	MCLK, DREQ 0 to DREQ2		15	_	ns	
DREQ Hold Time	t drh	MCLK, DREQ 0 to DREQ2		0.0	_	ns	
DSTP setup time	t DSTPS	MCLK, DSTP 0 to DSTP2		15	_	ns	
DSTP Hold Time	t DSTPH	MCLK,DSTP 0 to DSTP2		0.0	_	ns	


• Common operation mode

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, Ta = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks	
Parameter	Symbol	PIN	tions	Min	Max	Unit	Remarks	
	t DALCH		AWRxL*:	3	_	ns	CS timing	
	L DALCH	MOLIC	W02 = 0		6	ns	FR30 compatible	
DACK delay time	t DADLCH	MCLK, DACK 0 to	AWR0L:	- 3		ns	CS timing	
DAON delay time	LDADLCH	DACK 0 to DACK2	W02 = 1	_	6	ns	FR30 compatible	
	t CHDAH			_	tcyc/2 + 6	ns	CS timing	
	I CHDAH		_	_	6	ns	FR30 compatible	
	t DELCH	MCLK,	AWR0L:	3	_	ns	CS timing	
	IDELCH		W02 = 0		6	ns	FR30 compatible	
DEOP delay time	t DEDLCH			MCLK, DEOP 0 to	AWRxL*:	- 3	_	ns
DEOF delay liftle	IDEDLCH	DEOP 010	W02 = 1		6	ns	FR30 compatible	
	t CHDEH				tcyc/2 + 6	ns	CS timing	
	I CHDEH		_	_	6	ns	FR30 compatible	
IORD delay time	t CHIRL	MCLK,		_	6	ns		
IOND delay liftle	t chirh	IORD		_	6	ns		
IOWR delay time	t chiwL	MCLK,			6	ns		
TOVVR delay time	t chiwh	IOWR	_	_	6	ns		
IORD minimum pulse width	tirlirh	ĪORD		12	_	ns		
IOWR minimum pulse width	tiwliwh	IOWR		12	_	ns		

^{*:} AWRxL: Area Wait Register.

Note: toyc indicates the cycle time. See "(2) Clock output timing".




(12) I2C Timing

(Vcc = 3.0 V to 3.6 V, Vss = DAvs = AVss = 0 V, Ta = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Condition	Standar	d-mode	Fast-n	node*4	Unit
Farameter	Syllibol	Condition	Min	Max	Min	Max	Onne
SCL clock frequency*4	fscL		0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t HDSTA		4.0		0.6	_	μs
"L" width of the SCL clock	t LOW		4.7		1.3	_	μs
"H" width of the SCL clock	t HIGH		4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t susta	$R = 1.0 \text{ k}\Omega$,	4.7		0.6		μs
Data hold time SCL↓→SDA↓↑	t hddat	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	t sudat		250		100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusто		4.0	_	0.6		μs
Bus free time between a STOP and START condition	t BUS		4.7	_	1.3		μs

- *1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2 : The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4: For use at over 100 kHz, set the machine clock to at least 6 MHz.



5. Electrical Characteristics for the A/D Converter

 $(Vcc = AVcc = 3.0 \text{ V to } 3.6 \text{ V}, Vss = DAvs = AVss = 0 \text{ V}, AVRH = 3.0 \text{ V to } 3.6 \text{ V}, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Councils of	Pin		Value		Unit	Remarks
Parameter	Symbol	Pilli	Min	Тур	Max	Offic	Remarks
Resolution		_	_	_	10	bit	
Total error*1		_	- 5.0	_	+ 5.0	LSB	
Nonlinear error*1	_	_	- 3.5	_	+ 3.5	LSB	
Differential linear error*1	_	_	- 2.5	_	+ 2.5	LSB	AVcc = 3.3 V,
Zero transition voltage*1	_	AN11 to AN0	AVRL – 2.0	AVRL + 1.0	AVRL + 6.0	LSB	AVRH = 3.3 V
Full-transition voltage*1	_	AN11 to AN0	AVRH – 5.5	AVRH + 1.5	AVRH + 3.0	LSB	
Conversion time			1.48*2	_	300	μs	
Analog power supply current	lΑ	AVcc	_	8		mA	
(analog + digital)	Іан	AVCC	_	_	5	μΑ	At stop
Reference power supply current	lR	AVRH	_	470	_	μΑ	AVRH = 3.0 V, AVRL = 0.0 V
(between AVRH and AVRL)	IRH			_	10	μΑ	At stop
Analog input capacitance		AN11 to AN0	_	40	_	pF	
Interchannel disparity	_	AN11 to AN0	_	_	4	LSB	

^{*1:} Measured in the CPU sleep state


Set each bit as follow:

Sampling time : SAMP3 to SAMP0 \geq 5H Conversion time a : CV03 to CV0 \geq 3H Conversion time b : CV13 to CV0 \geq 3H Conversion time c : CV23 to CV0 \geq 4H


^{*2:} When the peripheral resource clock frequency is 25.0 MHz, set the Conversion Time Setting Register (ADCT) to a value equal to or greater than 5334H.

About the external impedance of the analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

About errors

As |AVRH-AVss| becomes smaller, values of relative errors grow larger.

Definition of A/D Converter Terms

Resolution

Analog variation that is recognized by an A/D converter.


Linearity error

Zero transition point ("0000000000" - "0000000001") and full-scale transition point

Difference between the line connected ("1111111110" - "1111111111") and actual conversion characteristics.

· Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



Linear error in digital output N =
$$\frac{V_{NT} - \{1 \text{ LSB'} \times (N-1) + \{V_{OT}\}}{1 \text{ LSB'}} \text{ [LSB]}$$

Differential linear error in digital output
$$N = \frac{V_{(N+1)T} - V_{NT}}{1 LSB'} - 1 [LSB]$$

1 LSB =
$$\frac{V_{FST} - V_{OT}}{1022}$$
 [V]


Voт: A voltage at which digital output transitions from (000)н to (001)н.

V_{FST}: A voltage at which digital output transitions from (3FE)_H to (3FF)_H.

V_{NT}: A voltage at which digital output transitions from (N - 1) to N.

• Total error

This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



6. Electrical Characteristics for the D/A Converter

$$(Vcc = DAvc = 3.0 V = 3.6 V, Vss = DAvs = 0 V, Ta = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	Pilli	Min	Тур	Max	Unit	Remarks
Resolution				_	8	bit	
Nonlinear error			- 2.0	_	+ 2.0	LSB	When the output is unloaded
Differential linear error			- 1.0	_	+ 1.0	LSB	When the output is unloaded
Convertion speed				0.6		μs	When load capacitance (C _L) = 20 pF
Convention speed				3.0		μs	When load capacitance (C _L) = 100 pF
Output high impedance	_	DA0 to DA2	2.0	2.9	3.8	kΩ	
	_		_	40	_	μΑ	10 μs conversion when the output is unloaded
Analog current	I _{ADA}	DAvc		_	460*	μΑ	Input digital code When fixed at 7Ан or 85н
	ladah		_	0.1	_	μΑ	At power-down

^{*:} This D/A converter varies in current consumption depending on each input digital code.

This rating indicates the current consumption when the digital code that maximizes current consumption is input.


■ FLASH MEMORY WRITE/ERASE CHARACTERISTICS

Parameter	Condition		Value		Unit	Remarks
Farameter	Condition	Min	Тур	Max	Onn	Kemarks
Sector erase time		_	1	15	s	Excludes 00 _H programming prior erasure.
Chip erase time	Ta = +25 °C, Vcc = 3.3 V	_	8	_	S	Excludes 00 _H programming prior erasure.
Half word (16-bit width) writing time		_	16	3,600	μs	Excludes system-level overhead.
Write/erase cycle	_	_	10,000		cycle	
Flash data retention time	Average Ta = +85°C	20	_	_	year	*


^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85°C).

■ EXAMPLE CHARACTERISTICS


(1) "H" level output voltage




(2) "L" level output voltage




(3) "L" level output voltage (Nch open-drain)



(4) Input leak current




(5) Pull-up resistance




(Continued)


(6) Power supply current




(7) Power supply current




(8) Power supply current at sleep




(9) Power supply current at sleep




(10) Power supply current at stop




(11) Sub RUN power supply current



(12) Sub sleep power supply current




(13) Watch mode power supply current




(Continued)

(Continued)


(14) A/D converter power supply current




(15) A/D converter reference power supply voltage




(16) A/D converter power supply current at stop




(17) A/D converter reference power supply current at stop



(18) D/A converter power supply current < per 1 channel >




(19) D/A converter power supply current at power down



■ ORDERING INFORMATION

Part number	Package	Remarks
MB91F355APMT-002	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91355APMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91354APMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.